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3Summary
In this thesis, a soft switching back-to-back bi-directional DC-DC converter is
proposed, and an FPGA based digital control design for it is developed.
The bi-directional DC-DC converter is able to handle the power flow in both direc-
tions, either from the high voltage side to the low voltage side (step-down mode), or
from the low voltage side to the high voltage side (step-up mode). Hence it can be
used to transfer power between two networks which have different voltages or different
functions.
Compared to the bi-directional topologies which have been reported in the reference,
the proposed bi-directional topology has no input inductor in the circuit. It always
functions as a minimal phase system in both the step-down and step-up mode opera-
tions. There is no RHP (right-half-plane) zero in the system model. This makes the
converter model simple and reduces the difficulty of designing the close loop control.
The converter is also able to reduce the switching power loss by realizing the zero
voltage switching (ZVS) for all switches in the circuit. The simple structure, small
component count and the ZVS transition means low cost, high efficiency and high
4power density of the converter.
Compared to the analog system, the digital control system has the following advan-
tages: low power dissipation, short design cycle and low design effort, and ease of
designing complicated control structure. Hence a digital controller is proposed in
the thesis. A Xilinx Spartan-3 FPGA (field programmable gate array) is selected as
the hardware platform to implement the digital system. In this thesis, the practical
implementation of the digital controller is investigated. The main focus is trying
to reduce the requirements on the digital platform, such as lowering the power con-
sumption. During the implementation process of the digital controller, the dynamic
range of the voltage error is restricted, which helps to reduce the word length of the
controller.
The proposed bi-directional converter is operated with fixed duty ratio and phase shift
control. Through analysis, a simple fist-order system is obtained for the converter.
Using a digital PI controller, the close loop system achieves a satisfactory dynamic
performance in both step-down and step-up mode operations. A 100 W prototype
converter is built, and a maximum efficiency of 92.3% is measured in the experiment.
The back-to-back bi-directional converter is developed based on a soft switching asym-
metrical PWM half-bridge (APHB) DC-DC converter. Analysis and control design
for the APHB converter is carried out first, which provides a foundation for the pro-
posed bi-directional converter design.
The APHB converter is one of the complementary driven PWM converter topology,
5which presents an inherent ZVS capability. Compared to conventional soft switching
resonant converters, the APHB converter has the following advantages: low volt-
age/current stress level, low conduction loss, and constant frequency PWM control.
In this thesis, the ZVS transition process in the APHB converter is analyzed. The
influence of transformer leakage inductance and the interlock delay time between com-
plementary gate signals on the ZVS transition is investigated. Based on the analysis,
we calculated the bounds for the two circuit parameters, that ensures the successful
ZVS transition.
Although the APHB converter is a good soft switching topology, it has an unwieldy
transfer function for control design. The converter is a fourth-order system. There is
a double pole and double zero in the transfer function, which produces a notch in the
bode diagram. This complicated structure, especially the notch makes the control
design quite challenging. It is difficult to achieve a satisfactory phase margin and
bandwidth for the close loop system. In this thesis, a design method for simplifying
the control structure is presented, which solves the notch problem and facilitates the
control design.
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1Symbols List
In the following chapters, these symbols will be used:
• I, V : average current or voltage values,
• i, v: instantaneous current or voltage values,
• Vo: output voltage,
• Io: output current,
• Vs: input voltage,
• PCOND: conduction loss,
• PSW: switching loss,
• C1, C2: input capacitors,
• VC1, VC2: voltage across input capacitors C1, C2,
• Ciss: input capacitance of MOSFETs,
• Coss: output capacitance of MOSFETs,
2• Crss: reverse transfer capacitance of MOSFETs,
• Cgs: gate-to-source capacitance of MOSFETs,
• Cds: drain-to-source capacitance of MOSFETs,
• Cgd: gate-to-drain capacitance of MOSFETs,
• Rds(ON): static drain-to-source on-resistance,
• Vds: drain-to-source voltage,
• Vgs: gate-to-source voltage,
• Vgd: gate-to-drain voltage,
• C: output capacitor,
• L: output inductance,
• R: load resistance,
• D: duty ratio,
• φ: phase shit,
• Np: transformer primary turns,
• Ns, Ns1, Ns2: transformer secondary turns,
• N , N1, N2: transformer turns ratio, N = Np/Ns, N1 = Np/Ns1, N2 = Np/Ns2,
3• ip: transformer primary side current,
• vp: transformer primary side voltage,
• vx: transformer secondary side rectified voltage,
• IQ1: current flowing through Q1 when Q1 on,
• IQ2: current flowing through Q2 when Q2 on,
• Lr: transformer leakage inductance,
• Lm: transformer magnetizing inductance,
• Im: transformer magnetizing inductor current,
• ID1, ID2: current flowing through output diodes D1, D2,
• VF: forward voltage drop of the diode,
• t: duration,
• fsw: switching frequency,
• T = 1/fsw: switching time period.
• fs: sampling frequency,
• Ts = 1/fs: sampling time period.
4Chapter 1
Introduction
Over the past few decades, significant advancements in technologies have advanced
power electronics to the point where it has become the enabling technology for many
engineering systems. The power electronics systems process and control the flow of
electric energy by supplying the required voltage and current to the user loads. In
the power electronics system, the conversion of power is achieved via the basic power
converters, such as the DC-DC, AC-DC, DC-AC converters. The main focus of this
thesis is the analysis and design of a soft switching bi-directional DC-DC converter,
including the circuit design and the FPGA based digital control design.
1.1 Bi-directional DC-DC Converters
The bi-directional DC-DC converter can act as the energy linkage between dif-
ferent networks which have different voltages and functions. For example, the bi-
5directional converter is very appropriate for the dual-voltage electric systems in the
automotive industry. As shown in Fig. 1.1, the bi-directional converter transfers
power between the new developing 42 V and the existing 14 V system in the auto-
















Figure 1.1: Application of the bi-directional converter: dual-voltage electric systems
in automobiles
The bi-directional DC-DC converters can also be applied in the fuel cell application
and the battery or ultra-capacitor based energy storage system [7], [8], as shown in
Fig. 1.2. The bi-directional converter is able to provide the following two functions.
• When the system operates in the storage mode, the bi-directional converter
transfers power from the fuel cell to the battery or ultra-capacitor, and the
energy is stored there. On the other hand, if the AC load like a traction motor
can regenerate power, the bi-directional converter can also store this part of
energy to the battery or ultra-capacitor.
• During the load transient conditions, since the dynamic response of the fuel
cell may not be fast enough to satisfy the requirement of the load, the battery
or ultra-capacitor is used as the energy buffer [9], [10]. If the power available
6from the fuel cell is not enough for the load request, the bi-directional converter
transfers the reversed direction power from the battery or ultra-capacitor to the













Figure 1.2: Application of the bi-directional converter: the Fuel Cell and the energy
storage system
The research reported in this thesis is focused on the first application. The proposed
bi-directional converter is designed to transfer power between the 42 V system and
the 14 V system.
In most of the prior work on topologies for the bi-directional converters, a boost type
topology is usually utilized when the power is transferred from the low voltage side
to the high voltage side, and an input inductor exists inside the circuit. For example,
the bi-directional Cu´k converter proposed by Jose and Mohan [1]; the half bridge
and current-fed push-pull bi-directional converter proposed by Jain, et al. [2]; the
modified half bridge bi-directional converter proposed by Xu et al. [3]; and the dual
half bridge bi-directional converter proposed by Peng, et al. [4]. This input inductor
7and the boost type topology introduces a problem that if the converter is in the
continuous conduction mode (CCM), there is be a right-half-plane (RHP) zero in the
small signal model. This RHP zero poses a great challenge to the control design, and
may make the dynamic performance become sluggish [11].
In this thesis, a new soft-switching back-to-back bi-directional DC-DC converter is









































Figure 1.3: The soft-switching back-to-back bi-directional converter
The advantage of this new bi-directional converter is that there is no input inductor
in the circuit. The circuit always functions as a minimum phase system both in the
step-down mode and step-up mode operations, since there is no RHP zero in the
system model. This reduces the difficulty of designing the close loop control. From
the control analysis in Chapter 5, it is found that the new converter is a simple first
order system, which makes the close loop control design easy.
The proposed back-to-back bi-directional converter also has the inherent ability of
realizing the ZVS during the transition between all four switches in the circuit.
81.1.1 Digital Control Design
The digital ICs have a low quiescent current and hence low power consumption
than the analog ICs. They are highly suitable for the battery based power supply
systems. Moreover, the influence of the parameters variation in analog components
is not there in the digital system. It is easy for the digital system to implement
complicated control structures. Also the digital system can modify the controller
parameters easily during the design period. As a result, the design cycle and effort of
the digital control system can be significantly reduced compared to that of the analog
system. The new products with the digital controller can be debugged quickly, and
enter into the market without time lost.
Fast development of the digital platform, e.g., FPGA, has attracted lots of interest
from the researchers, as it is reprogramable, has high execution speed, and also its cost
is low. This makes it very suitable to implement and test the digital controller during
the design period. Once the digital control design is verified on the FPGA platform, it
can be easily translated into the synthesis with standard ASICs (application specific
integrated circuits).
In this thesis, a digital controller is designed and implemented. The main focus of the
research is trying to reduce the requirements on the digital platform, reduce the word
length when implementing the digital controller, and lower the power consumption.
91.2 Soft Switching Technique and the APHB Con-
verter
The proposed bi-directional topology is developed based on a soft switching asym-
metrical PWM half bridge (APHB) DC-DC converter, which is shown in Fig. 1.4.
This topology is first proposed by Imbertson and Mohan [12] to overcome the draw-
backs in the load-resonant converters and the resonant-switch converters. Before we





































Figure 1.4: The asymmetrical PWM half bridge (APHB) DC-DC converter
In order to reduce the converter size and improve the power density, the switching
frequency has to be increased. However, in the hard switching converters, as the
switching frequency increases, the switching loss inside the power semiconductor like
MOSFET or IGBT increases accordingly. At a certain point, the heat dissipation due
to the increased power loss prevents the converter size from being further reduced.
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As a result, the switching frequency has to be capped at tens of kilo-Hertz. This
capping of switching frequency thus hinders the reduction of component size and the
improvement on the power density of the converters. The soft switching technology
has been developed to solve this limitation. The main idea of the soft switching tech-
nology is that when the switch is turned on or off, the voltage across the switch or the
current through the switch has been reduced to zero. As a result, the switching power
loss which is the product of the voltage and current during the switching instant is
significantly reduced, and high efficiency can be achieved at high switching frequency.
To realize the zero voltage or zero current when the switch is turned on or off, the
resonance between an inductor and a capacitor in the circuit can be utilized. The soft
switching load-resonant converters and resonant-switch converters, which contain a
resonant LC network, were thus developed [13].
However, in the load resonant converters and the resonant switch converters, the peak
resonant voltage or current value is several times higher than the input voltage or the
output current. This increases the stress level of the components and the conduction
loss. The utilization of higher rating components also increase the hardware cost of
the converter. As a result, the advantage of low switching power loss is partially coun-
teracted. Moreover, because of the resonant characteristics, the variable frequency
control method is needed to regulate the output voltage. This type of controller is
not optimum because its analysis is not easy and it poses difficulties in the design of
the output filter.
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To overcome the above drawbacks, the asymmetrical PWM half bridge (APHB) DC-
DC converter is proposed as an alternative solution by Imbertson and Mohan [12],
Oruganti [14], as shown in Fig. 1.4. In this thesis, the APHB topology is the base
circuit. The back-to-back bi-directional converter is developed based on this APHB
topology.
In Fig. 1.4, the two switches in the half bridge operate alternatively, and their duty
ratios are D and 1 − D respectively. During the small transition time between two
switches, the transformer leakage inductor Lr and the parasitic capacitors of two
switches, Coss1 and Coss2, constitute a LC resonance circuit. Before the switch is
turned on, the voltage across it has already been decreased to zero. The zero voltage
switching is thus achieved. It can be seen from Fig. 1.4 that the parasitic capaci-
tance of the switch and the leakage inductance of the transformer form the resonant
network, and achieve the ZVS. There is no need to insert additional components to
produce the resonance.
An important advantage of the APHB converter is that the resonant condition only
exists during the small transition time between two switches. Except that, the op-
eration of the APHB converter is same as that of a conventional half bridge PWM
converter. Therefore, the well developed constant frequency PWM control method
can be applied. This facilitates the close loop control design.
During the resonance, the peak voltage or current value is clamped at the input volt-
age or the output current, therefore the stress level of the components and also the
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conduction loss is low. The simple configuration and the effective use of the circuit
parasitics make the APHB converter economical and attractive.
The transformer isolation in the circuit also introduces high flexibility. To meet the
requirements of different applications, schottky diodes or synchronous rectifiers can
be used on the transformer secondary side, as shown in Chapter 3. Based on the
half bridge topology, a family of the APHB converter can be developed, [15], [16].
Moreover, by connecting two half bridges together, we can obtain the back-to-back
bi-directional converter.
1.3 Control Analysis and Design of the APHB con-
verter
To provide power to the load with high quality, the output voltage of the power
converter should be regulated within a specified tolerance band, (e.g. ±5% around
the nominal value, [13]) in response to changes in the output load. A negative feed-
back control loop is utilized in the power converter to obtain this regulation function.
Due to the switching process, the switch mode power converter is not a linear sys-
tem. In order to utilize the standard linear system control theories, like the nyquist
stability criterion and the bode plot technique, a state space averaging method has
been developed by Middlebrook and Cu´k [17]. It obtains a linear model of the switch
mode power converter. Based on the derived linear model, the compensation in the
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feedback loop for the desired steady state and transient responses can be designed.
From the state space averaging method, the small signal model of the APHB con-
verter can be achieved. Its objective is to obtain a small signal transfer function
v˜o(s)/d˜(s). The v˜o and d˜ are small perturbations in the output voltage vo and the
switch duty ratio d, respectively, around their steady state values Vo and D. Based
on this small signal transfer function, the close loop feedback can be designed either
by using the bode plot technique or the root-locus method. When vo departs from
the steady state value due to a sudden change in the load, the switch duty ratio d
is adjusted continuously by the controller, and the error between the output voltage
and the reference value is corrected.
Although the APHB converter is a good topology and realizes the ZVS transition,
it is quite difficult to design the close loop control. The converter is a fourth-order
system with a double pole and double zero in the system transfer function. It has a
notch in the phase-frequency plot, which makes it difficult to achieve a suitable phase
margin and bandwidth for the closed loop system.
In this thesis, it is found that with a proper selection of the circuit parameters, espe-
cially the input capacitance, the control structure can be simplified. Hence the close
loop control design can be facilitated.
1.4 Contributions of the Thesis
The main contributions of the research work in the thesis are summarized below:
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• A soft switching back-to-back bi-directional converter is proposed.
• The proposed topology ensures that it always acts as a minimum phase system.
This overcomes the problems found in works published earlier and makes it easy
to design a closed loop control.
• Realization of ZVS during transition between all switches minimizes switching
power loss.
• For successful realization of ZVS, appropriate methods of determining the bounds
on the circuit components value are investigated.
• A digital controller is designed and implemented using FPGA.
• Systematic analysis of the effects of varying resolutions of the ADC, Digital
PWM, and word length in computation is presented. Based on the analysis, a
flexible and yet low-cost realization of the control algorithm is presented.
Following paragraphs show the detailed description of the contributions:
• A soft switching back-to-back bi-directional converter is proposed. When the
converter transfers power from the high voltage side to the low voltage side (step-
down mode), or vice versa (step-up mode), it always functions as a minimum
phase system. There is no RHP zero in the system transfer function. This
makes the converter model simple and the close loop control design becomes
15
easy. The converter is also able to reduce the switching power loss by realizing
the ZVS during the transition between all switches in the circuit.
• A digital controller is designed in this thesis. The dynamic range of the voltage
error is restricted to be small, which helps to reduce the word length of the
digital controller and the power consumption.
• As the basis of the bi-directional converter, the soft switching APHB converter
is investigated. A calculation method for the bounds of circuit parameters: the
transformer leakage inductance and the interlock delay time between the gate
signals, is developed, which is very important to the successful realization of
the ZVS.
• A proper selection on the input capacitance, which solves the notch problem in
the control structure and facilitates the control design.
1.5 Thesis Layout
Chapter 1 presents a brief introduction of this thesis. The soft switching tech-
nology and an asymmetrical PWM half bridge DC-DC converter is introduced. Based
on them, a soft switching back-to-back bi-directional DC-DC converter is proposed.
Chapter 2 reviews the development of the bi-directional converters, and the remain-
ing problems in the topologies which have been presented in the reference. As the
foundation of the bi-directional converter, the APHB converter is also investigated,
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the conditions for ensuring the ZVS operation are discussed. The closed loop control
scheme for this topology is analyzed. An important issue in the digital control design:
the word length of the implementation is introduced, which relates to the hardware
resource and power consumption directly.
Chapter 3 presents the analysis of the APHB topology and its soft switching transi-
tion. The main research work in this chapter is that the influence of the transformer
leakage inductance and the interlock delay time between gate signals to the zero volt-
age switching is investigated, and the bounds of two circuit parameters are calculated,
that ensures the successful ZVS transition.
Chapter 4 analyzes the system model of the APHB converter. Based on it, a digital
control design is presented. The objectives of this chapter are listed as follows:
• The input capacitance value is selected carefully, which can solve the notch
problem in the bode diagram and facilitate the control design.
• FPGA based digital control design for the APHB converter. The controller
resolution is designed according to the required word length, which achieves the
satisfactory performance. The dynamic range of the voltage error is restricted to
be small. With the proper design, a low requirement on the hardware resource
of the implemented controller is achieved.
Chapter 5 presents the soft-switching back-to-back bi-directional DC-DC converter
which is developed based on the APHB converter. The objectives of the chapter are
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listed as follows:
• Analysis of the operation principle of the bi-directional converter.
• Analysis of the ZVS transition as well as the circuit parameters. The possible
ZVS range of the load variation is also calculated.
• Derivation of the large signal average model and the small signal model for the
bi-directional converter. Based on the derived model, a digital PI controller is
designed and implemented with the FPGA.
A 100 W prototype converter is built in the experiment, and a maximum efficiency
of 92.3% is measured. The close loop system achieves good dynamic performance in
both step-down and step-up mode operations.






In this chapter, we examine and review the development of the bi-directional
converter. In order to achieve the bi-directional function based on the soft switch-
ing APHB converter, the background of the APHB converter is investigated. The
remaining problems in the APHB converter and the bi-directional converter which
have not been solved in the past research is discussed.
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2.2 Bi-directional Converters
In this thesis, the proposed bi-directional converter is designed as the energy link-
age between the 42 V system and the 14 V system in the automotive industry [5].
Therefore, this dual-voltage system application is the main focus in the following dis-
cussion.
In Fig. 1.1, at normal operations, the AC output of the generator is rectified by
an AC/DC converter, and supplies the 42 V DC bus. It supplies power to both 42
V and 14 V load. At the same time, the batteries at both sides are charged. The
bi-directional converter operates in the step-down mode. It transfers power from the
42 V system to the 14 V system. The configuration is shown in Fig. 2.1. Under this
condition, the output of the bi-directional converter must be maintained at 14 V. At
the same time, the input 42 V is controlled by the AC/DC power supply.









Figure 2.1: Bi-directional converter transfers power from 42 V system to 14 V system
Once the generator stops providing the AC source, the batteries discharge and supply
power to the load continuously. If both batteries can supply enough power to their
own load, then none of the two systems requires power from the other one. The
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bi-directional converter does not need to operate, and it is in the standby status. The









Figure 2.2: Bi-directional converter in the standby status
During the discharging process of two batteries, if the 14 V side battery is discharged
too much and its voltage drops lower than its cut-off voltage, while the 42 V side
battery is still strong enough, the bi-directional converter comes into operation and
transfers power from the 42 V side battery to the 14 V system. So that the 14 V
side battery can be protected from over discharge damage [18]. The configuration is









Figure 2.3: Bi-directional converter transfers power from 42 V system to 14 V system
If the 14 V side battery remains a healthy state of charge, while the 42 V side battery
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cannot sustain the load and its voltage drops lower than the cut-off voltage, the bi-
directional converter changes to the step-up mode operation. It transfers power from
the 14 V side battery to the 42 V system. The energy direction is reversed. The new
system configuration is shown in Fig. 2.4. The output of the bi-directional converter









Figure 2.4: Bi-directional converter transfers power from 14 V system to 42 V system
According to the above analysis, it can be seen that the output voltage of the bi-
directional converter has to be controlled, which is either 42 V or 14 V, depending on
the power transfer direction.
Since high efficiency is required during this power transfer process, soft switching tech-
nology is utilized in the bi-directional converter. Several types of circuit topologies
which utilize the soft switching and are suitable for the bi-directional power transfer
applications have been proposed in the reference.
Jose and Mohan [1] introduced a ZVS bi-directional Cu´k converter, which is shown


































Figure 2.5: The ZVS bi-directional Cu´k converter [1]
Jain et al. [2] discussed a bi-directional DC-DC converter for use in low power appli-
cations, shown in Fig. 2.6. The topology has a half bridge in the primary side and a
current-fed push-pull in the secondary side of a high frequency isolation transformer.
Its advantages include small number of switches, low stress on devices, and low ripple



































Figure 2.6: Bi-directional DC-DC converter proposed by Jain et al. [2]
Xu et al. [3] and [19] proposed a modified half bridge bi-directional DC-DC converter
operating with PWM and phase-shift control, shown in Fig. 2.7. The combination of
PWM and phase-shift control helps to expand the ZVS range, and reduce the current
23































Figure 2.7: Phase-shift bi-directional DC-DC converter [3]
Based on the full bridge topology discussed by Chan et al. [20] and Song et al. [21],











































Figure 2.8: The dual half bridge bi-directional DC-DC converter proposed by Peng
et al. [4]
In above bi-directional topologies, although they are able to achieve the advantages
like soft switching, low device stress, low current ripple, and small component number,
an important problem still exists. When the power is transferred from the low voltage
side to the high voltage side, i.e., the bi-directional converter operates in the step-up
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mode, the circuit functions as a boost type converter, which is a non-minimum phase
system. An input inductor is utilized in the circuit. It stores energy first, and then
transfers energy to the output. This can be observed clear from Fig. 2.5 to Fig.
2.8. The boost type operation introduces a problem that if the converter operates
in the continuous conduction mode (CCM), there is a right-half-plane (RHP) zero
in the control-to-output transfer function, as shown in [2], [22] and [23]. The RHP
zero provides additional phase lag in the bode plot. This additional phase lag poses
a great challenge to the control designer in obtaining a large close loop bandwidth,
which may cause sluggish dynamic performance to the system [11].
In this thesis, we propose a soft-switching back-to-back bi-directional converter which









































Figure 2.9: The soft-switching back-to-back bi-directional converter
This topology is developed based on the single directional APHB converter proposed
by Imbertson and Mohan [12] and the dual half bridge topology presented by Peng
[4]. The converter has two half bridges in both sides of the transformer. It can be
seen that there is no input inductor in the circuit. When the converter operates in
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both the step-down and step-up mode operations, the converter always functions as
a minimum phase system. As a result, the RHP zero which exists in the previous
topologies has been avoided, and it significantly reduces the difficulty of designing
the close loop control.
The proposed back-to-back topology also inherits the advantages of the APHB con-
verter, such as inherent ability of realizing the zero voltage switching, low conduction
loss, and effective usage of the circuit parasitics. At each half bridge, during the tran-
sition between two switches, the parasitic capacitors of two switches resonate with
the leakage inductor of the transformer, so that the ZVS transition is obtained. This
simple configuration of the dual half bridge topology enables the cost to be reduced
with the small count of components.
2.3 Digital Control Design
Compared to the analog system, the digital control system has the following ad-
vantages: low power dissipation, which is very important for maintaining the high
efficiency in the system, short design cycle, low design effort and cost, and ease of
implementing complicated control structure. In this thesis, a digital controller is de-
veloped based on the FPGA platform.
Fig. 2.10 shows the block diagram of the digital controlled system. There are three
parts need to be considered during the design process: the analog-to-digital converter
(ADC), the digital control algorithm, and the digital-to-analog converter, which is
26





















Figure 2.10: Block diagram of the digital controlled system
During the design process of the ADC and DPWM, their resolution is an important
issue which should be designed properly. A window-ADC concept was introduced
by Peterchev et al. [24]. Instead of using a high resolution ADC to cover the whole
range between the ground and the output voltage, it only senses the output voltage
inside the required regulation range. This reduced voltage sensing range introduces
a high ADC resolution with a low number of bits, and hence low cost.
The minimum resolution of the DPWM depends on the steady-state operating condi-
tions and the ADC resolution. The change in the output voltage caused by one LSB
change in the duty ratio has to be smaller than the analog equivalent of the LSB of
the ADC. Otherwise, the controller switches among two or more discrete values of
the duty ratio, and there is an oscillation in the output voltage, which is called as the
limit cycle. Prodic et al. [25], Peterchev et al. [26], and Peng et al. [27] explained
the origin of the limit cycle, and formulated the no-limit-cycle conditions. Based on
the no-limit-cycle condition, they proposed the design guidelines for the selection of
ADC and DPWM resolution: the resolution of the DPWM should be finer than the
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resolution of the ADC, and there should be an integral term in the control law.
The simplest way to produce the digital PWM signal is the fast-clocked counter-
comparator scheme [28]. It can be regarded as the direct digital emulation of the
analog PWM. The sawtooth ramp waveform in the analog PWM is replaced by a
up-counter digital code. The PWM signal is produced by comparing the digital duty
ratio signal calculated by the control algorithm and the up-counter digital code. This
method is easy to design and implement. For an n-bit DPWM with a switching time
period of Ts = 1/fs, a clock frequency of 2
nfs has to be used in order to divide the
switching period into 2n increments. However, this method introduces a problem. If
a high switching frequency or a high resolution (large n value) DPWM is required, a
very high clock frequency is needed to implement the DPWM. For example, for an
8-bit, 1 MHz DPWM signal, the clock frequency is require to be 28 = 256 MHz. Such
high clock frequency is not easily available, and it significantly increases the hardware
cost.
In order to obtain the high regulation standard and avoid the limit cycling problem,
the resolution of the digital PWM is desired to be increased. The tapped delay line
[29], [30], [31] and its amelioration ring-oscillator-MUX scheme [24] were proposed to
increase the effective DPWM resolution while maintaining low clock frequency. The
high frequency clock is replaced by a low frequency clock, which can be an external
reference clock or the output of a ring oscillator. The pulse from the clock signal
starts a cycle, and sets the PWM output to be high. The clock propagates along
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a delay line or ring which owns 2n delay taps or cells (n is the bit number of the
DPWM). Once the clock reaches the desired delay tap or cell, a multiplexer which is
controlled by the duty ratio value picks the signal and sets the PWM output to be
low. For example, if we want to generate an 8-bit DPWM for a 1 MHz converter.
The 1 MHz clock signal propagates along the delay line which is composed by 256
delay taps. The output of each delay tap is connected to a 256-input multiplexer. It
takes 1/256 µs for the clock signal travelling from one tap to the next. If the desired
duty ratio value is 0.5, which corresponds to 0.5×256 = 128 in the digital code. This
value is used as the selection signal of the multiplexer. When the clock reaches the
128th tap, the output of this tap becomes high and it is picked by the multiplexer,
which then sets the PWM output to be low. As a result, a 1 MHz switching signal
with duty ratio being 0.5 is produced. With such method, the hardware resource of
the DPWM can be kept low.
Controlled digital dither [26] is also introduced. This method varies the duty ratio
by an LSB over a few switching periods, such that the average duty ratio has a value
between two adjacent quantized duty ratio levels. Hence the effective resolution of the
DPWM is increased. However, as the duty ratio value is kept changing, the dithering
also introduces an additional ripple in the output voltage. Therefore, the original
DPWM resolution should be high enough, such that the ripple does not go beyond
the regulation range. Otherwise, as the ripple frequency is lower than the switching
frequency, a larger LC output filter is required to filter this ripple.
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In the control algorithm area, Charaabi et al. [32] and Guo et al. [33] presented the
implementation of digital PI controller with FPGA. Saggini et al. [34] presented an
innovative digital control design for low-voltage, high current DC-DC converters with
tight output voltage regulation. The digital controller combines the current control
and variable frequency operation. The proposed controller can utilize low resolution
digital-to-analog converters, and achieve considerable resource saving. Duan and Jin
[35] evaluated different digital control design approaches.
Once the digital controller is designed, it has to be implemented into the hardware,
e.g., an FPGA or ASIC. During the implementation process, there is an important
consideration: word length. The word length means the bit number which is used
to store the calculation results [36]. In [37], Prodic and Maksimovic investigated the
minimum word length required for a digital PID controller. They built look-up ta-
bles to pre-store the multiplication values in the control calculation. For example,
the following second-order digital control transfer function is the control algorithm







1 + b1z−1 + b2z−2
. (2.1)
D(k) = −b1D(k − 1)− b2D(k − 2) + a0Ve(k) + a1Ve(k − 1) + a2Ve(k − 2). (2.2)
Where D(k) is the duty ratio command at the kth sample time, and Ve(k) is the
voltage error signal. The multiplication values such as a0Ve(k), b1D(k − 1), etc. are
pre-calculated, and stored in the look-up table which is inside the digital control
chip. With this method, the calculation process of the digital controller is simplified,
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and the calculation time is reduced. It is better than the hardware multiplication,
as the digital multiplication is usually slow and requires considerable hardware re-
source. When building the look-up table, every possible value of Ve and D has to be
considered. Each item in (2.2) is calculated and stored. However, this introduces a
problem. When the resolution of the ADC or DPWM increases, Ve or D has more
possible values. With one bit increase on ADC or DPWM, the number of the possible
value of Ve or D is doubled. Accordingly, the size of the look-up table is doubled also.
Therefore, it can be seen that if the ADC and DPWM have high resolution, the size
of the look-up table is required to be large, which will occupy a considerable part of
the controller chip. Similarly, if the discrete transfer function is in a higher order,
there are more multiplications that need to be calculated and stored in advance. This
increases the size of the look-up table and also the design effort.
In this thesis, we transform the multiplication operation to the shift and add oper-
ations, which is discussed in more detail in Chapter 4. This transformation obtains
the same function as the look-up table: reduce the calculation time and the hardware
resource. The value of voltage error (current and previous) and the previous duty
ratio is used to calculate the updated duty ratio value. There is no need to store
all possible values of D and Ve in the digital chip. The building of look-up table is
avoided and the design effort is saved.
In a cost effective fixed-point system such as the microprocessor, DSP (digital signal
processor) or FPGA, the coefficient a, b, the duty ratio command D and the voltage
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Figure 2.11: Binary expression of the duty ratio command D(k)
In Fig. 2.11, the word length of the duty ratio command D(k) is n+1, which means
that n+ 1 bits are used in the system to store the value of D(k). The multiplication
operation in (2.2) can be replaced by the shift and add operations, which significantly
saves the calculation time and the hardware resource. During the calculation process
in (2.2), the word length of the multiplication depends on two factors: the word length
of the controller coefficient a, or b, and the word length of the duty ratio command D
or the voltage error Ve. A detailed analysis of the shift and add operations, and the
word length calculation is provided in Chapter 4. It is found that the word length of
the whole control algorithm can be calculated as,
Word length of the digital controller =
MAX (word length of the largest coefficient of D + word length of D,
word length of the largest coefficient of Ve + word length of Ve). (2.3)
The larger is the bit number to store the value during the calculation, i.e., the word
length of the controller, the higher is the requirement on the hardware resource. It
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is always desired that a low-cost hardware platform can be used without degrading
the system performance. Therefore, the word length for implementing the digital
controller should be kept small. In this thesis, we present a clear design process of
how to reduce the word length during the digital control design. This design reduces
the system complexity, which makes it possible to be implemented on a low-cost
hardware platform.
2.4 Asymmetrical PWMHalf Bridge DC-DC Con-
verter
Since the APHB converter is the basis of the proposed bi-directional converter,
we also investigate its operation principle in this thesis.
The advantage of the APHB converter is that it can realize the ZVS during the
transition between switches. Hence the soft switching technology is discussed first in
the literature review for the APHB converter.
Among the conventional PWM converters, a high switching frequency is desired,
so that the size of the transformer, inductor and capacitor can be reduced. Thus
the overall converter size can be reduced, and the power density can be increased
correspondingly.
However, the switching power loss in the power semiconductors like MOSFETs or
IGBTs increases as the switching frequency increases. This can be explained in Fig.
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Figure 2.12: General switching characteristics
The power loss during the two switching instants (from off to on and from on to off)




VdIofsw(ton + toff). (2.4)
The above equation shows that the switching power loss is proportional to the switch-
ing frequency, [13].
When the switching frequency increases, the heat dissipation due to the increased
switching power loss also increases. At a certain point, it prevents the converter size
from being further reduced, and the switching frequency cannot be increased any-
more. This capping of switching frequency thus hinders the reduction of component
sizes and the improvement on the power density.
The soft switching technology is developed to solve this problem. Its advantage is that
the switch can be turned on and off at zero voltage or zero current, hence the switch-
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ing power loss which is the product of the voltage and current during the switching
instant is significantly reduced. Then the problem described above can be eliminated
and the switching frequency can be increased further.
The load-resonant converter (Fig. 2.13) and resonant-switch (quasi-resonant) con-
verter (Fig. 2.14) topologies were first proposed to achieve this objective [13].
In these types of converters, a LC resonant tank is utilized in the circuit, which re-












































Figure 2.13: (a) Parallel-loaded resonant converter, (b) series-loaded resonant
converter
In above resonant topologies, according to the resonance characteristics, and the reg-
ulation requirement on the output voltage, a variable frequency control method is
needed for the resonant converter. This type of controller is not optimum because
its analysis is not easy and it poses difficulties in the design of the output filter. It
is also difficult to design the L and C resonant elements such that the soft switching
operation can be maintained over a wide range of load variation.
In the switching waveforms shown in Fig. 2.14, it can also be seen that the peak



























































































Figure 2.14: (a) ZVS resonant-switch converter, (b) ZCS resonant-switch converter
current. This increases the voltage/current stress level of the components. Moreover,
the resonance in the circuit is continual during the switch on or off period. Hence
a high conduction loss exists in the circuit, even at light load. This increases the
conduction loss, and the low switching loss is partially counteracted.
Due to the disadvantages of the load-resonant converters and resonant-switch con-
verters, Imberson and Mohan [12], [38], proposed the asymmetrical PWM half bridge
(APHB) DC-DC converter. The circuit topology is shown in Fig. 2.15.
The two switches in the half bridge operate one after another, and their duty ratios
are D and 1 −D respectively. The detailed analysis of the circuit operation can be





































Figure 2.15: The asymmetrical PWM half bridge DC-DC converter
load current from the secondary side, just same as a conventional half bridge PWM
converter. During the small transition time between two switches, the transformer
leakage inductor Lr and the parasitic capacitor of two switches, Coss1 and Coss2, con-
stitute a LC resonant network. Before the switch is turned on, the voltage across
it has already been decreased to zero, and the ZVS transition is achieved, [39], [40],
[41].
The APHB converter is in the resonant condition only during the small transition
time between two switches, which is much smaller than that in the load-resonant or
resonant-switch converters. During the resonance, the peak voltage or current value
is clamped at the input voltage or the output current, therefore the stress level of the
components, and also the conduction loss is low. The transition time between two
switches is very small compared to the whole switching time period. At most time
of each switching period, the operation of the APHB converter is same as that of
a conventional half bridge PWM converter. Therefore, the well developed constant
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frequency PWM control method can be applied.
The transformer isolation also extends the application of the APHB converter. In
[15], a family of the APHB converter have been developed. For example, by simply
replacing the center tapped full wave rectifier with the half wave rectifier in the sec-
ondary side [16], we can achieve a simpler configuration of the APHB converter, as





























Figure 2.16: The APHB converter with half wave rectifier
The steady state operation of the APHB converter in Fig. 2.15 can be analyzed based
on the ideal condition: there are no circuit parasitics like Lr, Coss1 and Coss2, and the
ZVS transition time can be neglected. When Q1 is turned on, the voltage across
the transformer primary side is VC1. When Q2 is turned on, the voltage across the
transformer primary side is −VC2. Applying voltage-seconds balance, we can obtain:
D × VC1 + (1−D)× (−VC2) = 0, VC1 + VC2 = Vs, (2.5)
VC1 = (1−D)Vs, VC2 = DVs. (2.6)
At the secondary side, when D1 is on, the voltage across the output inductor L is
VC1/N − Vo. When D2 is on, the voltage across L is VC2/N − Vo. N = Np/Ns is the
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turns ratio of the transformer. Applying voltage-seconds balance to L, we can obtain
D × (VC1
N
− Vo) + (1−D)× (VC2
N
− Vo) = 0. (2.7)
The ideal voltage transfer ratio of the APHB converter can then be derived, shown




















Figure 2.17: The voltage transfer ratio of the ideal APHB converter
2.4.1 Modification of the APHB converter
Oruganti, et al. [14], [42], presented a modified APHB topology based on the
conventional one, as shown in Fig. 2.18.
In the circuit, the two input capacitors C1 and C2 in the half bridge are combined to



































Figure 2.18: The modified asymmetrical PWM half bridge DC-DC converter
The voltage across Cb is VCb = DVs, when Q1 is turned on, the voltage across the
transformer primary side is vp = Vs− VCb = (1−D)Vs. When Q2 is switched on, the
voltage across the transformer primary side is vp = −VCb = −DVs. It can be seen that
the operation principle of the modified topology is same as that of the conventional
half bridge APHB converter shown in Fig. 2.15.
In this thesis, the final objective is to develop the bi-directional DC-DC converter
based on the APHB topology. To this end, it is found that although the conventional
half bridge topology has one more capacitor compared to the modified topology, it
has a higher flexibility to derive new circuit topologies. For example, the back-to-
back structure in the bi-directional converter is achieved easily by connecting two
half bridges via a high frequency isolation transformer. Therefore, in this thesis, the
conventional half bridge topology shown in Fig. 2.15 is utilized.
Eberle and Liu [43] presented an improvement on the APHB converter. They designed
a center-tapped transformer with asymmetrical turns ratios, trying to reduce the
voltage ripple across the output filter, and thus reduce the output filter size.
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The circuit topology with the asymmetrical transformer turns ratios is shown in
Fig. 2.19. The transformer secondary turns Ns1 and Ns2 are set to be different,
































Figure 2.19: The APHB converter with the asymmetrical transformer turns ratios
When Q1 andD1 are on, the voltage across the output inductor L is (1−D)Vs/N1−Vo.
When Q2 and D2 are on, the voltage across L is DVs/N2 − Vo. Applying voltage-
seconds balance to L, we can obtain the ideal voltage transfer ratio of the APHB




















On the other hand, in the APHB converter with the asymmetrical turns ratios, the










Since the operational duty ratio D is usually set between 0 and 0.5, if we set N1 > N2,
then the inductor current ripple can be reduced, as shown in Fig. 2.20, and a smaller
size output filter can be utilized. This method has been analyzed in Chapter 3.
However, in the later research on the control design of the APHB converter, it is
found that with the asymmetrical turns ratios, the control design becomes more















































Figure 2.20: The output inductor current ripple ∆iL vs. the duty ratio D
2.4.2 Soft Switching Analysis of the APHB Converter
In the past work on the ZVS analysis of the APHB converter, the resonant net-
work has been found to be composed by the transformer leakage inductor and the
parasitic capacitor of the switches. The importance of the leakage inductance value
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and the interlock delay time between two gate signals has been mentioned. However,
little information was provided on how to select the two parameters. First, for the
transformer leakage inductance, during the resonance process, it should store enough
energy such that it can discharge the energy stored in the parasitic capacitor of the
switch totally. Therefore, there is a requirement on the transformer leakage induc-
tance value. However, details on calculations of this value was not provided in the
past work. Secondly, for the two switches, during their transition, the interlock delay
time should not be set arbitrarily. If the interlock delay time is too small, the reso-
nance process will end prematurely. When the switch is turned on, the voltage across
it does not reach zero. If the interlock delay time is too large, the resonance will
continue and the voltage across the switch will increase from zero again. Therefore,
there should be a minimum limit and a maximum limit for the interlock delay time.
However, the detailed calculation for the two limits is not available.
When the converter operates at light load, the ZVS transition is weakened, even lost
due to the low current in the circuit. Since high efficiency is always wanted, it is
helpful to know the minimum load for which the ZVS transition can be maintained.
This analysis has not been presented in the past work.
Besides the ZVS analysis, the steady state analysis like the derivation of the volt-
age transfer ratio of the APHB converter has also been carried out in the reference
[12], [14]. However, they only derived the ideal voltage transfer ratio which neglects
the influence of the transformer leakage inductor and the ZVS transition. In both
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simulation and experiment, it was found that there was a big deviation between the
theoretical value derived in the ideal case and the actual value. This means that
the simplified transfer ratio cannot predict the actual operation of the converter very
well.
In this thesis, we calculate the bounds for the two circuit parameters: transformer
leakage inductance and the interlock delay time between the switching gate signals,
such that the ZVS transition can be ensured during the converter operation. A re-
vised voltage transfer ratio of the APHB converter which considers the influence of
the leakage inductance and the ZVS transition is also derived.
2.4.3 Control Scheme of the APHB Converter
In order to utilize the standard linear system control theories to design the control
loop, the linear model of the switch mode power converter has to be obtained first.
For the APHB converter, the investigation on the system model has been carried out
since 1991. Ninomiya et al. analyzed the static and dynamic characteristics of the
APHB converter [44]. Sebastian et al. [45] and Korotkov et al. [46] presented the
small signal model analysis. The existence of the double pole and double zero in the
transfer function was discussed.
In the circuit topology shown in Fig. 1.4, it can be seen that there are four energy stor-
age elements in the circuit: the input capacitor C1//C2, the transformer magnetizing
inductor Lm, the output inductor L, and the output capacitor C. In addition to these
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primary storage elements, there are two parasitic elements: the parasitic capacitor of
the switch Coss, and the transformer leakage inductor Lr. Since the values of parasitic
elements are usually very small compared to those of primary elements, the parasitic
elements are neglected to simplify the analysis. As a result, the APHB converter is
a fourth-order system from the control point of view. The bode plot of the APHB
converter is shown in Fig. 2.21, the circuit specifications are C1 = C2 = 200µF ,
Lm = 700µH, N = Np/Ns = 1.2, L = 9µH, C = 16µF . It can be seen that there
exists one double zero and two double poles in the transfer function. The two dou-
ble poles correspond to two resonance frequencies in the system, the lower resonance
frequency one, shown with arrow ’A’ in Fig. 2.21, is due to the input LC network
composed of the input capacitor C1//C2 and the transformer magnetizing inductor
Lm. The higher resonance frequency double pole, shown with arrow ’B’, is due to the
output filter L and C, [47]. The low frequency double pole (’A’) and the double zero
(’C’) produce a notch in the phase plot. The complicated structure of the APHB
converter, especially the notch, interferes the control design and cause the problem of
low phase margin. It also prevents the APHB converter from being used in practical
applications.
Linera et al. [48] compared the performance of the APHB converters with symmet-
rical turns-ratio transformer and asymmetrical turns-ratio transformer. They found
that the transformer with asymmetrical turns ratios can improve the static behav-





















































Figure 2.21: Bode plot of the APHB converter
turns ratios also deteriorate the dynamic behavior. The frequencies of the double pole
and double zero are further apart, which means that the notch in the phase diagram
becomes wider.
Fig. 2.22 shows the comparison of the bode plots with the symmetrical turns ratios
and the asymmetrical turns ratios. In both systems, the input capacitance and the
magnetizing inductance are same, C1 = 200µF , Lm = 700µH. In the APHB con-
verter with the symmetrical turns ratios, N1 = N2 = Np/Ns = 1.2, the output filter
size is: L = 9µH, C = 16µF . In the APHB converter with the asymmetrical turns
ratios, N1 = Np/Ns1 = 1.5, N2 = Np/Ns2 = 1, the output filter size is: L = 6µH,
C = 10µF . With the asymmetrical turns ratios and a smaller size output filter, the
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converter can still maintain the same level output voltage and current ripple as the
converter with symmetrical turns ratios and larger size output filter. However, in Fig.
2.22, it can be seen that with the asymmetrical turns ratios, the width of the notch
in the phase diagram becomes larger. Moreover, the gain drop due to the double pole
and double zero in the magnitude diagram also becomes worse. This makes the con-
trol design more complicated. After comparison, we consider that the improvement
of applying the asymmetrical turns ratios does not surpass its negative effect on the
control design. Therefore, when designing the analog and digital controller for the
APHB converter in Chapter 4, the conventional APHB converter with symmetrical
















































Figure 2.22: Comparison of the bode plots with the symmetrical turns ratios and the
asymmetrical turns ratios
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In the reference, the main effort on the control design of the APHB converter was
focused on the theoretical analysis of the system model. Only Linera et al. [48] pro-
vided a brief discussion on the voltage loop and current loop control design for the
APHB converter. Considering the complicated system structure, especially the notch
in the phase diagram, how to design the feedback loop to achieve the satisfactory per-
formance? Is it possible to do a good circuit parameters design, such that the control
design can be simplified, e.g., the notch problem can be solved? Such questions have
not been answered.
2.5 Summary
In this chapter, a detailed literature survey on the bi-directional converter, the
APHB converter which is the background of the proposed back-to-back bi-directional
converter, and the digital control design has been presented.
The input inductor in the bi-directional converters and the boost type operation which
have been proposed in the reference introduce a RHP zero in the small signal model.
To solve this problem, the back-to-back bi-directional converter is proposed, which
avoids the RHP zero, and reduces the difficulty of designing the close loop control.
In the digital control design, the considerations on the ADC, control algorithm, and
the digital pulse width modulator have been investigated. Design considerations like
a low-cost hardware implementation are discussed in the following chapters.
The new back-to-back bi-directional converter is developed based on the APHB con-
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verter. In the literature survey, the developing process of the APHB converter has
been investigated. The unsolved problem in the ZVS analysis is discussed: how to
calculate the bounds of circuit parameters, such that the ZVS transition between the
switches can be ensured.
The complicated control structure of the APHB converter has been analyzed. The
fourth-order system transfer function with a double pole and double zero pose chal-
lenge to the control design. How to reduce such problem and facilitate the control
design is carried out in the later part of this thesis.
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Chapter 3
The APHB Converter: Foundation
of the Back-to-Back Bi-directional
DC-DC Converter, Part I: Analysis
of the Circuit Topology and Soft
Switching Transition
3.1 Introduction
Before we proceed to the back-to-back bi-directional DC-DC converter, let us
investigate its foundation, the single-direction APHB converter first.
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Compared to the previous resonant converters, the asymmetrical PWM half bridge
(APHB) DC-DC converter has the following advantages:
• Constant frequency PWM control method can be applied.
• Effective utilization of the circuit parasitics.
• Low stress level of components, and low conduction loss.
In the APHB converter, the transformer leakage inductor and the parasitic capaci-
tor of switches constitute the resonant network to achieve the zero-voltage-switching.
During the resonance process, the leakage inductance and the interlock delay time
between gate signals are important for the successful ZVS transition.
When the converter operates at low load, the ZVS transition will be weakened, even
lost due to the low current in the circuit. To maintain high efficiency during the con-
verter operation, the minimum load for which the ZVS transition can be maintained
should be found out.
In the practical circuit, the existence of parasitics like the transformer leakage induc-
tor and the ZVS transition has an influence on the voltage transfer ratio and makes
it deviate from the ideal value.
When operating at high switching frequencies, the parasitic inductance and capaci-
tance in the circuit can be very significant especially in the high current return paths.
Therefore, special considerations should be put on the PCB layout and the choice of
components, such that the influence of equivalent series resistance (ESR) and induc-
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tance (ESL) can be minimized.
In this chapter, we seek to solve above problems. The following work is presented.
• Analysis of the ZVS transition.
• Calculation of the revised voltage transfer ratio considering the influence of
circuit parasitics and the ZVS transition.
• Calculation of the bounds of transformer leakage inductance and the interlock
delay time between the gate signals such that the ZVS transition can be ensured.
• Calculation of the possible ZVS range for the given load variation.
Several APHB converters operating at 200 kHz, 400 kHz, and 1 MHz switching fre-
quency respectively were built in the thesis. In this chapter, the design process of a 1
MHz 50 W APHB converter is presented. The maximum efficiency of this prototype
converter is measured to be 91% in the experiment.
3.2 Asymmetrical PWM Half-bridge Topology
The asymmetrical PWM half-bridge topology is shown in Fig. 3.1 and Fig. 3.2.
The two MOSFET switches on the primary side are bi-directional switches consisting
of their inherent body diodes and capacitances. They operate in asymmetrical mode,
which means that the two switches turn on/off complementarily, their duty ratios are
















































































Figure 3.2: The soft switching asymmetrical PWM half bridge converter with syn-
chronous rectifier
to be different, N1 = Np/Ns1, N2 = Np/Ns2. With the asymmetrical turns ratios, at
normal operating states, the voltage ripple on the output filter is smaller than that in
the symmetrical turns ratio APHB converter. Therefore, a smaller size output filter
can be used [43].
From the pure topology point of view, this modification is very useful. In this chapter,
the prototype converter with the asymmetrical turns ratios is analyzed. However, the
control design of the APHB converter with asymmetrical turns ratios is difficult.
Hence symmetrical turns ratio has been used subsequently.
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During the transition between Q1 off and Q2 on, or between Q2 off and Q1 on, a
small dead time is introduced, during which the internal capacitances of the switches
resonate with the leakage inductance of the transformer. As a result, the switches can
be turned on and off at zero voltage, and the switching loss is significantly reduced.
On the secondary side, to achieve a high efficiency, synchronous rectifiers and ultra-
low forward voltage drop schottky diodes are applied respectively. The comparison
of their performance is provided in the later part of this chapter.
Although the APHB topology can be modified to save the input capacitor number,
[14], [42], (Fig. 2.18), it is found that the conventional half bridge topology has a
higher flexibility to derive new circuit topologies. The back-to-back structure in the
bi-directional converter, which is introduced in Chapter 5, can be achieved easily by
connecting two half bridges via a high frequency isolation transformer. Therefore,
in this thesis, the conventional half bridge topology which is shown in Fig. 2.15 is
utilized.
3.3 Principle of Operation
To simplify the analysis of the circuit operation, the following assumptions are
made:
• the transformer secondary-side leakage inductance is neglected,
• the forward voltage drop and the parasitic capacitance of the output diodes are
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neglected,
• C1 and C2 are large enough such that VC1 and VC2 are almost constant (ripple
neglected), which equal to (1−D)Vs and DVs respectively,
• the output capacitances of two switches are constant during operation, and
Coss1 = Coss2 = Coss,
• Lm is large enough such that Im is ripple free.
Fig. 3.3 shows the waveforms of the APHB converter explaining its basic operation,
and Fig. 3.4 shows the equivalent circuit in each stage.
The following is the description of each stage in detail:
Stage 1: [Fig. 3.4(a)] (t0–t1)
At t0, switch Q2 is off, Q1 conducts the primary side current ip = IQ1 = im +
Io/N1. D1 on, D2 off. iD1 = Io.
Stage 2: [Fig. 3.4(b)] (t1–t2)
At t1, Q1 is turned off, the primary side current ip flows through the output
capacitances of two switches, Coss1 and Coss2, charging Coss1 and discharging
Coss2. Since Coss1, Coss2 and Lr are very small compared to Lm, ip maintains at






















































































































Figure 3.3: Waveforms explaining basic operation of the converter
At t2, vds2 decreases to VC2 = DVs.
Stage 3: [Fig. 3.4(c)] (t2–t3)
At t2, the transformer primary side voltage vp reaches zero, Lr and Coss1, Coss2
begin to resonate,
ip = IQ1 cosω(t− t2), (3.3)
vds1 = (1−D)Vs + IQ1Zr sinω(t− t2), (3.4)
























































































































ip decreases, D2 begins to conduct. At t3, vds2 is discharged to zero.
Stage 4: [Fig. 3.4(d)] (t3–t4)
At t3, Q2 can be turned on at zero voltage, before ip changes its direction, the
body diode of Q2 conducts the current. Once Q2 is turned on, ip will flow
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through it. The voltage across Lr is −VC2 = −DVs.




ip, iD1 decrease linearly, iD2 increases linearly. At t4, iD1 reaches zero, D1 turns
off.
Stage 5: [Fig. 3.4(e)] (t4–t5)
The primary side current ip = IQ2 = im − Io/N2 flows through Q2. D1 off, D2
on. iD2 = Io.
Stage 6: [Fig. 3.4(f)] (t5–t6)
At t5, Q2 is turned off, ip flows through Coss1 and Coss2, discharging Coss1 and
charging Coss2 linearly.




vds2 = − IQ2
2Coss
(t− t5). (3.9)
At t6, vds1 decreases to VC1 = (1−D)Vs.
Stage 7: [Fig. 3.4(g)] (t6–t7)
At t6, vp reaches zero, Lr and Coss1, Coss2 begin to resonate.
ip = IQ2 cosω(t− t6), (3.10)
vds1 = (1−D)Vs + IQ2Zr sinω(t− t6), (3.11)
vds2 = DVs − IQ2Zr sinω(t− t6). (3.12)
ip increases, D1 begins to conduct. At t7, vds1 is discharged to zero.
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Stage 8: [Fig. 3.4(h)] (t7–t8)
At t7, Q1 can be turned on at zero voltage, before ip changes its direction, the
body diode of Q1 conducts the current. Once Q1 is turned on, ip will flow
through it. The voltage across Lr is VC1 = (1−D)Vs.




ip, iD1 increase linearly, iD2 decreases linearly. At t8, iD2 reaches zero, D2 turns
off. Another switching cycle repeats.
3.4 Converter Design Considerations
As a soft-switching converter, the ZVS operation is dependent on the load current,
and also the resonance components like the transformer leakage inductance. There-
fore, the circuit parameters shall be selected carefully, such that the soft switching
transition can be realized and maintained during the operation of the converter.
3.4.1 Revised Output Voltage
Based on the waveform of the rectified voltage vx in the secondary side, the output
voltage of the APHB converter can be calculated.
In [38], [12] and [14], the voltage transfer ratio is derived in the ideal condition which
neglects the transformer leakage inductance and the transition between two switches.
Consider an ideal situation where we neglect the existence of the transformer leakage
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inductance and the ZVS transition. By applying volt-seconds balance to the output









However, the actual output voltage is lower than the ideal value given in (3.14).
During the transition between two switches (stage 3, 4 and stage 7, 8, Fig. 3.4), the
secondary side voltage vx is zero. Therefore, the output voltage should be revised,
such that we can predict the real output voltage value in actual operations.
The time period of each stage i (i=1, . . . , 8), ∆ti, can be calculated as follows:





































In (3.23), from calculation, it is found that the term (DVs
Zr
)2 is very small compared
to I2Q1, and it can be neglected. This means that during the resonance process, the
primary side current ip almost remains at IQ1. Therefore, we can make a simplification
ip = IQ1 during the resonance, and the resonance process is simplified to be linear.
Such simplification can also be applied to stage 7, ip = IQ2 during the resonance. As








Accordingly, the time period for ip changing from IQ1 to zero in stage 4, and from
IQ2 to zero in stage 8 can be calculated as:
∆t9 = t9 − t3 = LrIQ1
DVs
, (3.26)
∆t10 = t10 − t7 = −LrIQ2
(1−D)Vs . (3.27)
The average value of the primary side current ip should be zero, such that the voltage
across C1 and C2, VC1 and VC2, will have no ripple. From the current waveform shown
in Fig. 3.3,






+ IQ2[(1−D)T −∆t4 + 1
2
(∆t4 −∆t9) + 1
2
∆t10] = 0,
substituting (3.18), (3.22), (3.26), and (3.27), we can achieve:
IQ1DT + IQ2(1−D)T + (1− 2D)Lr
2D(1−D)Vs (IQ1 − IQ2)
2 = 0, (3.28)
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) + Z = 0. (3.29)





























From the waveforms shown in Fig. 3.3, it can be seen that there are two factors that
affect the output voltage:
1. the ZVS transition between two switches (stage 2, 3, and stage 6, 7),
2. the transition of the primary side current (stage 4 and stage 8).
The MOSFET IRFZ44 is selected as the primary switch in the experiment, its Coss
value is 590 pF , shown in Table 3.1. After calculation, it is found that the time
period of the ZVS transition is less than 15 ns. This value is very small compared
to the whole time period 1 µs, and its influence can be neglected to simplify the
analysis. Therefore, we need to consider only the influence of the transformer leakage
inductance.
Neglecting stage 2, 3, and stage 6, 7, we can derive the revised voltage transfer ratio
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Fig. 3.5 shows the comparison of the output voltage achieved in the theoretical calcu-
lation and Pspice simulation at different switching frequencies. The specifications of
the calculation are: Vs = 48 V , fsw = 200 kHz and 1 MHz, D = 0.1 ∼ 0.5, Lr = 0.46
µH, Lm = 27.31 µH, Rload = 0.22 Ω. It is found that at 200 kHz, the maximum
deviation between the ideal value and the revised value is 2.25 V . At 1 MHz, the
deviation in the voltage drop becomes more significant, the maximum deviation value
is 5.64 V . It can be seen that the effect of the transformer leakage inductance to the
output voltage drop is more important when the switching frequency becomes higher.
The above circuit specifications and the parasitics like the transformer leakage induc-
tance and the output capacitance of switches are also put into the Pspice simulation
to verify the validity of the revised voltage transfer ratio. In Fig. 3.5, it can be seen
that the calculation values and the simulation values are almost same. Therefore, the
revised voltage transfer ratio in (3.35) can function as a much more precise reference
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Figure 3.5: Comparison of the theoretical output voltage at different switch
frequencies
3.4.2 Considerations to ensure ZVS Transition
The advantage of the APHB converter is the realization of ZVS in operation. To
ensure the successful ZVS transition between two switches, two parameters should be
considered carefully, one is the transformer leakage inductance Lr, the other is the
interlock delay time tid between the gate signals of two switches.
1. Bounds calculation for the transformer leakage inductance Lr
During the resonance between Lr and Coss1, Coss2, in stage 3 (Fig. 3.4), vds1 is charged
from (1 − D)Vs to Vs, while vds2 is discharged from DVs to zero. In stage 7, vds1 is
discharged from (1 − D)Vs to zero, and vds2 is charged from DVs to Vs. Before the
resonance, the energy stored in the capacitor is 1
2
Coss[(1−D)2V 2s +D2V 2s ]. While after
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Coss[(1−D)2V 2s +D2V 2s ], (3.37)













Coss[(1−D)2V 2s +D2V 2s ]. (3.38)














and in stage 7,
Lr ≥ 2CossX
4
D(1−D)[DX + (0.5−D)Lrfsw]2 . (3.41)
It can be seen that to ensure the successful ZVS transition, the required leakage in-
ductance value depends on the parasitic capacitance Coss, the load current Io, as well
as the switching frequency fsw. When building the transformer, the designer shall
consider above all three values, and ensure that the leakage inductance value of the
built transformer meets the requirement.
Here another issue is that the actual Coss value may vary around its nominal value
in MOSFET samples. Taking this consideration, we can use the maximum value
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Coss(max), which is obtained from the data sheet of the switch, in (3.39) and (3.41).
With this method, the bounds calculated for Lr can ensure the successful ZVS tran-
sition regardless of the Coss variation.
The two equations can be solved by Matlab or other graphical methods.
First, we define the following two functions:
Y 1 = Lr − 2CossX
4
D(1−D)[(1−D)X + (D − 0.5)Lrfsw]2 , (3.42)
Y 2 = Lr − 2CossX
4
D(1−D)[DX + (0.5−D)Lrfsw]2 . (3.43)
Next we assume a range of Lr, and plot the curves of Y 1 and Y 2 using Matlab. Fig.
3.6 shows the two curves of Y 1 and Y 2 with Lr in the range from zero to 10 nH. It
can be seen that when Lr is greater than 3 nH, both Y 1 and Y 2 are greater than
zero. This means that if Lr ≥ 3 nH, the transformer leakage inductance can store
enough energy in the resonance, and the ZVS transition becomes possible.
With the measured leakage inductance value Lr = 0.46 µH of the transformer built
for the experiment, this requirement has been met.
2. Possible ZVS range for the load variation
If the value of the transformer leakage inductance is already known, (3.42) and (3.43)
can be used to calculate the minimum load, for which the ZVS transition can be
maintained.
Like the process of calculating Lr, first, we assume a range of the load current Io, and
plot the curves of Y 1 and Y 2 from (3.42) and (3.43) in Matlab. Then we check the
minimum load value where both Y 1 and Y 2 are larger than zero.
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Figure 3.6: Requirement on the transformer leakage inductance Lr
Fig. 3.7 shows the two curves Y 1 and Y 2 with Lr = 0.46 µH, load current Io in
the range from zero to 5 A. It can be seen that when Io ≥ 1.2 A, both Y 1 and Y 2
are greater than zero. At this point, the energy stored in the transformer leakage
inductance is large enough to discharge the voltage across the switch to zero, and the
ZVS transition is possible. Therefore, the possible ZVS range of the load variation is
found: from full load 100% (15 A) down to 8% (1.2 A).
3. Bounds calculation for the interlock delay time tid
Another parameter that is important for the ZVS operation is the interlock delay
time tid, attention should be drawn to its adjustment.
In stage 2 and 3, Q2 should be turned on after vds2 is discharged from Vs to zero.
Therefore, it has a minimum limit. After vds2 reaches zero, ip flows through the body
diode of Q2, and it changes from IQ1 to IQ2 (stage 4). If the ON gate signal of Q2 is
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Figure 3.7: Possible ZVS range of the load variation
to flow through Coss1 and Coss2 again. As a result, the resonance will occur again,
vds2 increases from zero and the ZVS transition is lost. Therefore, the interlock delay
time tid1 between Q1 off and Q2 on should be larger than the transition time for vds2
dropping from Vs to zero (tr1 = ∆t2 +∆t3), and it should be less than the transition
time tr2 = tr1 +∆t9, which is when ip reaches zero.












tr1 ≤ tid1 ≤ tr2. (3.46)
Similarly, the interlock delay time tid2 between Q2 off and Q1 on should be in the
range:









tr3 ≤ tid2 ≤ tr4. (3.49)












D(1−D)[(1−D)X + (D − 0.5)Lrfsw]
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From the specifications listed in Table 3.1, the four transition times are
tr1 = 6.57 ns, tr2 = 190 ns,
tr3 = 7.83 ns, tr4 = 110 ns.
It can be seen that when the circuit state transits from Q2 on to Q1 on, the require-
ment of tid2 is more critical.
The body diode of the switch is not so efficient as the MOSFET itself. Hence to
reduce the conduction power loss, it is recommended to set a small tid value, such
that the conduction time of the body diode can be made as small as possible.
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3.4.3 Gate Signal Generator and PCB Layout Considera-
tions
A UC3825 PWM control IC is used in this converter design to generate the PWM
signals. The PWM signal is then fed through a series of Schmitt trigger gates on
CDF4093 Quad Schmitt trigger device to produce the complementary signals and the
required interlock delay time between the complementary signals, shown in Fig. 3.8.
The complementary two signals PWM1 and PWM2 are then fed to the IR2110/IR2113
MOSFET gate driver. This gate driver is a high voltage, high speed power MOSFET
and IGBT driver with independent high and low side referenced output channels.
The floating channel can be used to drive an N-channel power MOSFET or IGBT in












Figure 3.8: PWM generation process
Due to the high switching frequency used, special attention has to be drawn to high
current return paths in the PCB layout to reduce the effects of parasitic inductance
as well as resistance on the copper traces.
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• The connecting trace should be made as short as possible to prevent attenuation
and losses. The high current path in the PCB layout presents an inductive loop
and should be minimized.
• Surface mounted devices are recommended to be used in the high frequency
design. The D-Paks package MOSFET is preferred as it reduces the series
inductance associated with the leads.
• Using tantalum, polyester and low-loss ceramic capacitors instead of aluminium
electrolytic capacitors can reduce the influence of ESL and ESR.
• Decoupling capacitors should also be placed as close as possible to the supply
line of each IC Chip so that the supply is constant and ripple free. This is to
ensure that the outputs from these ICs are free from interference by noise on the
supply, which is especially visible in operating frequencies of 1MHz and above.
The prototype converter built in the experiment can be seen in Appendix B, Fig.
B.1.
3.5 Experimental Results and Analysis
3.5.1 Experimental Results
The converter specifications are listed in Table 3.1. The experimental results show
that with proper design, ZVS operation is achieved for the 1 MHz APHB converter
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under full load condition. Fig. 3.9 shows the actual waveforms for switching ON and






























Figure 3.9: ZVS operation of upper switch Q1 (a)(b) and lower switch Q2 (c)(d) in
1MHz operation
The efficiency of the converter operating at Vo = 3.3 V is collected for various load
condition. Two switching frequencies are selected, one is at 400 kHz, and the other
is at 1 MHz. The measurement also includes the power loss on the PWM generation,
schmitt trigger, and gate driver IC chips. The graph in Fig. 3.10 shows that when the
ultra-low forward voltage drop schottky diode is used, a higher efficiency is achieved.
This is mainly because the switching loss in the SRs becomes more significant at the
high switching frequency. Moreover, when the converter operates at 400 kHz, the
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Figure 3.10: Graph of Load vs. Efficiency (Vo = 3.3 V )
3.5.2 Power Loss Analysis
The following power loss analysis is carried out at the full load application, Vo = 3.3
V , Io = 15 A. The loss contributed by the MOSFETs in the circuit has two parts:
the conduction loss and the switching loss. The conduction loss is dependent upon
the turn on resistance of the switches. The switching loss is from the charging and
discharging of the internal capacitance of the MOSFETs, which includes Cgs, Cgd, and
Cds. In the actual components, the three capacitors are non-linear, and their values
are voltage-dependent, [42]. During the switching process, the voltage across the
capacitor changes, and the capacitance value also changes accordingly. To do a precise
calculation of the power loss, we have to apply the integral method, which is too
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complicated. Therefore, we carry out an approximate calculation, which is based on
the assumption that the internal capacitance of MOSFETs, Cgs, Cds and Cgd remains
constant during the switching process, such that the analysis can be simplified. The
interlock delay time between the switching gate signals is also neglected.
1. Primary side switches Q1 and Q2.







During the ZVS transition, the output capacitance of two switches resonates with the
transformer leakage inductance. The sum of the energy stored in the capacitance and
the leakage inductance remains constant during the resonance, and the charging and
discharging of the output capacitance does not introduce a power loss. Therefore, the
switching loss is essentially the power loss due to the charging and discharging of the
input capacitance of two MOSFETs, including Cgs and Cgd.
During the transition from Q1 to Q2, Vgs1 changes from Vg (ON gate voltage, 10V) to
0, and Vgd1 changes from Vg−Vs to −Vs. Accordingly, Vgs2 changes from 0 to Vg, and
Vgd2 changes from −Vs to Vg − Vs. Such charging and discharging process happens
again during the transition from Q2 to Q1.
The switching loss during the two transitions can be calculated as:
PSW = 2fsw × {CgsV 2g + Cgd[V 2s − (Vs − Vg)2]}. (3.56)
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The total loss contributed by the primary side switches is:
PQ = PQ1COND + PQ2COND + PSW
= 0.405 + 0.518 + 0.530 = 1.453 W.
This accounts for 2.5% of the input power, and 17.9% of the total power loss. It is
found that the largest power loss is from the charging and discharging of the input
capacitance of two MOSFETs, and it is proportional to the switching frequency.
2. Synchronous rectifiers SR1 and SR2.
The switching loss involved in the synchronous rectifiers is contributed by charging
and discharging the internal capacitances which includes Cgs, Cds, and Cgd.
In Fig. 3.2, during the transition from SR1 to SR2, Vgs1 changes from DVs(1/N1 +
1/N2) to 0, Vds1 changes from 0 to (1 − D)Vs(1/N1 + 1/N2), and Vgd1 changes from
DVs(1/N1+1/N2) to −(1−D)Vs(1/N1+1/N2). Accordingly, Vgs2 changes from 0 to
(1−D)Vs(1/N1+1/N2), Vds2 changes from DVs(1/N1+1/N2) to 0, and Vgd2 changes
from −DVs(1/N1+1/N2) to (1−D)Vs(1/N1+1/N2). During the transition from SR2
to SR1, the charging and discharging process happens again.








× (Cgs + Cds + 2Cgd)[D2 + (1−D)2]V 2s . (3.57)








The total power loss can be calculated:
PSR = PSRSW + PSRCOND1 + PSR2COND
= 0.91 + 2.16 + 1.44 = 4.51 W.
The power loss from the synchronous rectifier accounts for 7.76% of the input power,
and 55.6% of the total power loss.
3. Schottky diodes D1 and D2.
The power loss from the ultra-low forward voltage drop schottky diodes used is cal-
culated approximately:
PSD = VFIo. (3.60)
The value is about 3.75 W , which is relatively less than the loss involved in the syn-
chronous rectifier calculated above. This amount accounted for 6.69% of the input
power, and 51.4% of the total power loss. In the experiment, the conduction loss of
the synchronous rectifier is less than that of the schottky diode, however, the addi-
tional switching loss introduced inside the synchronous rectifier makes it less efficient
than the schottky diode.
The switching loss is dependent on the internal capacitance of the synchronous recti-
fier. Therefore, in the selection of high efficiency synchronous rectifier, a small value
of the on resistance is not enough, the value of the internal capacitance should also
be small enough such that the performance of the synchronous rectifier can surpass
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that of the schottky diode.
The residual part of the power loss is mainly from the transformer and the output
inductor. At 1 MHz switching frequency, the core of the transformer and the output
inductor should be selected properly. The ferrite material for the core should be opti-
mized such that it has the best performance at the specified high switching frequency.
In the experiment, first a Ferroxcube RM8 core with the ferrite material 3C85 was
selected, whose optimum frequency range is only up to 200 kHz, [49]. At the full load
application, the efficiency was 88%.
To improve the efficiency, a better ferrite material N49 produced by EPCOS AG was
utilized, its operating frequency range is from 300 kHz to 1 MHz, [50]. The maximum
efficiency 91% was achieved at the 66.7% load application (Io = 10 A), and at the
full load application, the efficiency was measured to be 89%.
When the switching frequency increases, the switching loss in the MOSFETs and
the core loss increase accordingly. This explains the experimental result that the
converter has a higher efficiency at 400 kHz than at 1 MHz. From the experimental
results, it is also found that compared to the increase in core loss, the increase in
switching loss is more significant.
3.6 Summary
An asymmetrical PWM half bridge DC-DC converter is adopted in this chapter
to investigate the operation of soft switching as well as the design considerations.
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Table 3.1: Converter specifications
Switch Frequency 1 MHz
Output Voltage 3.3 V
Output Power 50 W
Input Voltage 30–52 V
Normal Duty Ratio 0.4
Input Capacitor 3× 0.33 µF Polyester
Primary Side IRFZ44
Switches RDS(ON) = 24 mΩ
Ciss = 1770 pF
Coss = 590 pF
Crss = 220 pF
SRs IRL3202
RDS(ON) = 16 mΩ
Ciss = 2000 pF
Coss = 800 pF
Crss = 290 pF
Schottky Diodes 40L15CT
VF = 0.25 V
Transformer N1 = NP/NS1 = 3.17
N2 = NP/NS2 = 2.06
Lm = 27.31 µH, Lr = 0.46 µH
Interlock 6.57 ns < tid1 < 190 ns
Delay Time 7.83 ns < tid2 < 110 ns
Output Filter Lo = 236 nH
Co = 5× 0.22 µF Polyester
The influence of circuit parasitics and the ZVS transition to the voltage transfer ratio
of the converter is discussed. To ensure the ZVS operation, the bounds of circuit
parameters: the transformer leakage inductance and the interlock delay time between
the gate signals of two switches, are properly calculated. Care must be taken to ensure
that the leakage inductance of the intended transformer can store enough energy
to charge and discharge the internal capacitances of the MOSFET switches. The
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minimum load value of the converter for which the ZVS transition can be maintained
is investigated. PCB design is also carefully planned to reduce the influence of stray
inductances and capacitances. When the switching frequency increases, the switching
loss in the MOSFETs and the core loss increase. In the experimental results, it is
found that compared to the increase in core loss, the increase in switching loss is more
significant. A maximum efficiency of 91% is measured with the prototype converter
operating at 1 MHz in the experiment.
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Chapter 4
The APHB Converter: Foundation
of the Back-to-Back Bi-directional
DC-DC Converter, Part II: FPGA
based Digital Control Design
4.1 Introduction
In Chapter 2 literature review part, we have discussed that the asymmetrical turns
ratios in the transformer can introduce a smaller size output filter. It maintains the
same level output voltage and current ripple as the converter with symmetrical turns
ratios and larger size output filter. However, in Fig. 2.22, it can be seen that with
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the asymmetrical turns ratios, the width of the notch in the phase diagram becomes
larger. Moreover, the drop in gain due to the double pole and double zero in the
magnitude diagram also becomes worse. This makes the control design more compli-
cated. Therefore, the improvement achieved by using the asymmetrical turns ratios
is only suitable in the open loop operation. Hence the conventional APHB converter
with symmetrical turns ratios is still utilized in this control design chapter.
In this thesis, we investigate the possibility of applying digital control to the APHB
converter. For the 1 MHz APHB converter designed in the previous chapter, if we
want to implement an 8-bit digital PWM based on the counter-comparator method
[28], (discussed in more detail in the later Section 4.8.2), a very high clock frequency
(28 = 256 MHz) is required. However, due to the lab equipment resource, a Xilinx
Spartan-3 FPGA with 50 MHz clock frequency is available to implement the digital
control. Under this condition, we did a compromise. A 100 W APHB converter op-
erating at 200 kHz level is used for the control design. In the following part of this
chapter, we present the design process of the analog and digital controller for the
APHB converter, and also the experimental results.
In the fourth-order transfer function shown in (4.8)-(4.14), there exist a double pole
and a double zero. They produce a notch in the bode diagram, which is discussed
in more detail in the later part of this chapter. In the reference [44], [46], [48], the
main effort was focused on the theoretical analysis of the system model. The control
design considerations like how to achieve the satisfactory bandwidth, gain and phase
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margin regarding the complicated control structure are not discussed in detail.
Compared to the conventional analog controller utilized in the power converters, the
digital controller has a lower power dissipation. This makes it highly suitable for
the battery based power supply systems. The digital control system also owns the
advantages of shorter design cycle, lower design effort and cost. Furthermore, the
influence of the parameters variation inside analog components is insignificant in the
digital system.
During the design process of the digital system, a cost effective fixed-point digital
platform such as the microprocessor, DSP or FPGA is usually utilized. During the
practical implementation, besides the design of the ADC, digital PWM and the dig-
ital control algorithm, the word length of the digital controller is also an important
consideration. It greatly affects the required hardware resource of the control chip,
and its power dissipation [36].
During the control design process, the coefficients in the transfer function are usually
not integers. Since the digital platform is usually a fixed-point system, the non-integer
coefficients are required to be transformed into integers, which are then expressed in
the binary format with a finite number of bits. This transforming process is known
as the coefficient quantization [51]. The detailed information can be found in the
later part of this chapter. The resolution of the coefficients depend on its number
of bits, which is also called as the word length. The higher resolution designed for
the controller, the larger is the word length, and hence the larger requirement on the
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hardware resource and power consumption. To keep the cost low, it is always desired
that the required hardware resource is minimum without degrading the system per-
formance. Therefore, the word length for implementing the digital controller should
be kept small. However, the design method of reducing the word length during the
design process has not been clearly discussed in recent papers.
In this chapter, we present a clear design process of how to reduce the word length dur-
ing the digital control design. As a result, a low level digital platform can be utilized
to implement the designed controller, like the Xilinx Spartan-3 FPGA. This reduces
the hardware cost and the power dissipation. The following work are presented:
• Derivation of the large signal average model and small signal model for the
APHB Converter.
• Proper selection of the input capacitance value, which solves the notch problem
in the bode diagram and facilitates the control design.
• Digital control design for the APHB converter, including the controller reso-
lution design based on the required word length, which achieves a satisfactory
performance. During the design process, the dynamic range of the voltage error
is restricted to be small, which helps to reduce the word length of the imple-
mented controller. A low requirement on the hardware resource and power
consumption is achieved.
• Experimental comparison of the digital and analog control design.
83
4.2 Model Derivation of the APHB Converter
Based on the circuit diagram shown in Fig. 3.1, and neglecting the transformer
leakage inductance, the parasitic capacitance of two switches, and the transition be-
tween two switches, we can find the following two stages during the operation of the
APHB converter:










































Figure 4.1: Equivalent circuit topology of stage 1
vC1 = Vs − vC2, Vs =constant, hence
˙vC2 = − ˙vC1. (4.1)
Accordingly, the following set of equations is derived:

































Stage 2: Q2 on, D2 on, (dT ≤ t ≤ T ), the following set of equations can describe









































Figure 4.2: Equivalent circuit topology of stage 2

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The large signal average model of the APHB converter is then built,
(C1 + C2)v˙C2 = im − (1− 2d) iL
N
, (4.4)







Cv˙C = iL − vC
R
. (4.7)
Linearizing the system model by using the state space average technique at the steady
state, and applying the laplace transformation [52], we can achieve the small signal
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In actual applications, although the two input capacitance value C1 and C2 are de-
signed to be the same, they may vary around the nominal value for different samples,
and C1 may not be equal to C2. In above transfer functions (4.9), (4.10), it can be
seen that the effect of the two input capacitors to the system is expressed by the
item C1 + C2. Hence when considering the effect of the capacitance variation to the
system transfer function, we combine the two input capacitors and regard them as
one single equivalent capacitor with the value of C1 + C2 = 2C2, and we need not
consider the variation between the two input capacitance. In other words, we can
assume C1 = C2, and only need consider the variation in single capacitance, either
C1 or C2. For example, C1 and C2 may vary inside the range ±20% of the nominal
values [53], [54].
0.8Cnorm ≤ C1 ≤ 1.2Cnorm,
0.8Cnorm ≤ C2 ≤ 1.2Cnorm. (4.11)
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The effect of C1 + C2 to the system is same as the effect of 2C2.
1.6Cnorm ≤ C1 + C2 ≤ 2.4Cnorm,
1.6Cnorm ≤ 2C2 ≤ 2.4Cnorm. (4.12)




























In the later section 4.6, the effect of input capacitance variation (±20% of the nominal
value) to above transfer function (4.13) and (4.14) is discussed in more detail.
For the modified APHB converter shown in Fig. 4.3 [14], when Q1 is turned on, the







































































































This set of equation is actually same as that of the conventional APHB converter
derived in (4.2), if Cb = 2C2.
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The above set of equation is also same as (4.3) when Cb = 2C2. Therefore, it can
be seen that the modified APHB converter has the same large signal model as that
of the conventional one. The blocking capacitor Cb is actually the equivalent format
of the two input capacitors C1 and C2 in parallel, Cb = C1 + C2 = 2C2. Therefore,
the small signal models of two kind of APHB converters are also same. Hence the
large signal model in (4.4)-(4.7), and the small signal model in (4.8)-(4.14) can also
be used for the modified APHB converter.
When deriving the small signal model shown in (4.8)-(4.14), the output capacitor is
assumed to be a pure capacitor. In the real circuit, sometimes the non-ideal tantalum
or aluminium electrolytic capacitor is used. Since the performance of the two types
of electrolytic capacitors at high switching frequency is not good enough, a polyester
or ceramic capacitor is usually connected in parallel. With the parallel connection of
the high performance capacitor and the electrolytic capacitor, we can also derive the
practical model of the APHB converter, which is shown in Fig. 4.6.




































Figure 4.6: The APHB circuit with the practical model of the capacitor
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4.3 Consideration on the Input Capacitance
Normally, in the converter design, a large input capacitance is required in order to
reduce the input voltage ripple or provide the hold-up time. However, in the APHB
converter, such large capacitance introduces a notch in the bode diagram and cause
problems for the control design. This is discussed in the following paragraphs.
To investigate the effect of the input capacitance to the transfer function of APHB
converter, the open loop bode plots at three different conditions are shown in Fig.
4.7. These conditions are C1 = C2 = 5 µF , C1 = C2 = 50 µF , and C1 = C2 = 200
µF . The other circuit specifications are listed in Table 4.3. In Fig. 4.7, it can be seen
that there exists one double zero and two double poles in the phase diagram. The
two double poles correspond to two resonance frequencies in the system, the lower
resonance frequency one, shown with arrow ’A’ in Fig. 4.7, is due to the input LC
network composed of the capacitor C1//C2 and the transformer magnetizing inductor
Lm. The higher resonance frequency double pole, shown with arrow ’B’, is due to
the output filter L and C. The low frequency double pole (’A’) and the double zero
(’C’) produce a notch in the phase plot, and this notch problem becomes more severe
when the input capacitance value becomes larger, which can be seen in Fig. 4.7.
The complicated structure of the APHB converter, especially the notch, causes the
problem of low phase margin, and prevent the desired large close loop bandwidth.
A convenient way to solve this notch problem is to set a small value for the input
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Figure 4.7: Influence of the input capacitance to the system transfer function
5 µF , the notch is not significant, and it does not influence the control design.
The APHB converter is designed to be used in the second stage of the whole power
supply system. There is an AC-DC converter in the first stage to rectify the AC
supply and provide the regulated DC input for the APHB converter. Under this
condition, the function of C1 and C2 is to divide the input voltage Vs and produce
the voltage-seconds balance between the transformers. C1 and C2 need not take the
responsibility of filtering large input noise or providing the hold-up time, which is
covered by the first-stage AC-DC converter. Therefore, the input capacitance C1
and C2 can be small, which reduces the notch in the bode diagram and facilitate the
control design.
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When Q1 is turned on, the primary side current discharges C1, and charges C2. As
a result, vC1 decreases, and vC2 increases. When Q2 is turned on, C1 is charged and
C2 is discharged. vC1 increases, and vC2 decreases. This introduces a ripple in the
voltage across the two input capacitance. The input capacitance value should not
be too small, otherwise, the voltage ripple will be too large and influence the ZVS






2C1(1−D)Vs ≤ 5%, (4.20)
IQ1 = Io(1−D) 2
N
. (4.21)
(4.21) is from [55]. After calculation, it is found that C1, C2 should be larger than
4.86 µF . The 5 µF value of the experimental prototype (shown in Table 4.3) has met
this requirement.
4.4 Voltage Feed-forward Loop Design
In the previous section, we have discussed that the input of the APHB converter
Vs is a constant DC voltage regulated by the AC-DC converter. In this thesis, we
also developed a voltage feed-forward control loop for the APHB converter, in case
the APHB converter is utilized for other applications where a feed-forward loop is
required.
The small signal line-to-output transfer function can be derived from the large signal
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N ∗ P . (4.22)
P has been defined in (4.14).
Next, the feed-forward controller HFF is designed to compensate the influence of the
input disturbance to the output voltage. According to the system diagram shown in
























Figure 4.8: Block diagram of the feedback loop and the feed-forward loop






N ∗ Z . (4.24)
Z has been defined in (4.13). The feedback controller H(s) is a lag-lead compensator,
as shown in (4.31). Its design process is presented in the later section 4.6.
The performance of the feed-forward loop can be observed from the simulation results
shown in Fig. 4.9. In Fig. 4.9 (a), the feed-forward loop is not included, the output
voltage is regulated purely by the feedback loop. With a 10% increase in the input
voltage Vs, the overshoot in the output voltage is about 0.7 V, (5%). The recovery
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time back to the steady state is 200 µs. When the feed-forward control is added in
Fig. 4.9 (b), the overshoot in the output voltage is reduced to 0.4 V, (2.86%). The
recovery time is reduced to only 100 µs.


































Figure 4.9: Dynamic response when input changes: (a) without feed-forward loop,
(b) with feed-forward loop
Another simulation result is shown in Fig. 4.10. The input source has a 50 Hz 10%
disturbance, vs = Vs + 0.1Vs sin(100pit). With the feed-forward loop, it can be seen


























Figure 4.10: The input ripple is compensated by the feed-forward loop
4.5 Influence of Non-ideal Capacitors to the Sys-
tem Transfer Function
The model derived in section 4.2 is based on the assumption that C1, C2, C
have no equivalent series inductor (ESL) or equivalent series resistor (ESR). This
assumption is for the ideal components. However, in actual circuits, the parasitics in
capacitors influences the transfer function. The effective capacitance and hence the
transfer function of the system will vary with frequency.
In this thesis, we test the following four types of capacitors which are commonly used:
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aluminium electrolytic capacitor, tantalum electrolytic capacitor, polyester capacitor,
and low-loss ceramic capacitor. To investigate the effect of their parasitics like ESL
and ESR, their impedance and phase value at different frequencies are measured by










Figure 4.11: Comparison of the aluminium, tantalum, ceramic and polyester capacitor
It can be seen that the low-loss ceramic and polyester capacitor have a steady per-
formance when the frequency changes. The phases of the two types of capacitors
maintain at -90 degrees when the frequency value is less than 100 kHz. At 200 kHz,
their phases increase to about -88 degrees. At 1 MHz, their phases reach -78 degrees.
This change is quite small. To simplify the analysis, we can just regard the low-loss
ceramic or polyester capacitor as an ideal capacitor, their ESR and ESL can be ne-
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glected.
For the aluminium and tantalum electrolytic capacitor, in Fig. 4.11, the phase plots
of the two capacitors change fast when the frequency changes. At 200 kHz, they are
far from a pure capacitor. The influence of their ESL and ESR becomes significant.
From Fig. 4.11, it can also be seen that compared to the aluminium capacitor, the
tantalum capacitor has a better performance. At 400 kHz, the aluminium capacitor
has already become inductive, while the tantalum capacitor still remains capacitive.
Since the performance of the tantalum capacitor at high switching frequency is not
good enough, usually additional polyester or ceramic capacitors are required. With
the parallel connection of the two types of capacitors, the converter can achieve good
regulation at both low and high switching frequency. The validity of the revised
model is tested via the comparison of the theoretical open loop bode plot and the
actual measurement, shown in Fig. 4.12. The circuit specifications are listed in Table
4.3, C1 = C2 = 1.6 µF polyester + 3.4 µF ceramic, and C = 15 µF tantalum +
1 µF polyester. The effective capacitance, inductance, and resistance of the 15 µF
tantalum capacitor are measured at 200 kHz frequency: C = 9.77 µF , Ls = 4.14 nH,
and Rs = 0.09 Ω.
The comparison of the bode plots obtained from the simplified model, revised model
and the actual one measured in the experiment is shown in Fig. 4.12. It is found that
at low frequency, both the simplified model and the revised model are very close to the
actual measurement. When the frequency goes higher (300 krad/sec, 47.8 kHz), the
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revised model becomes closer to the actual measurement than the simplified model.
This is due to the fact that at high frequency, the effect of the ESL and ESR becomes
more significant. Since the switching frequency of the prototype converter is 200 kHz
(1256 krad/sec), in a conservative design, the cross-over frequency of the close loop
system should be designed well below the 300 krad/sec level (1/4 of the switching
frequency, [13]). Under this condition, the influence of the ESL and ESR is not sig-
nificant. It can also be seen from Fig. 4.12 that the deviation between the simplified
model and the actual system is not large. Hence the simplified model derived in (4.8)
is suitable for the 200 kHz APHB converter, which simplifies the analysis and reduces
the design effort.
With their high performance, the polyester or low-loss ceramic capacitors are recom-
mended if a small capacitance value is required in the circuit. Their small ESL and
ESR can be further reduced by connecting multiple of them in parallel. If a large
capacitance value is required, the tantalum capacitor is preferred as they have better
performance than the aluminium capacitor. The point of using high performance,
low ESL and low ESR capacitors is that the theoretical model becomes close to the
actual system. This produces a precise platform for the control design.
4.6 Analog Control Design
The control design in the frequency domain is based on the bode diagram ap-




















Figure 4.12: Comparison of the theoretical model and the actual system
pensated system, the phase margin should be around 30 degrees to 60 degrees, and
the gain margin should be greater than 6 dB [56]. A suitable compensator can be de-
signed which reshapes the open loop frequency response curve and adjusts the phase
and gain margin to the required value.
The variation of the circuit parameters like capacitance value and inductance value
is usually inside the range ±20% of their nominal values [53], [54]. Considering the
possible combinations of the variable circuit parameters inside the tolerance ±20%,
we can represent the deviated system by a set of transfer functions that cover the
range of the parameters variation, and obtain the distribution of the open loop system
bode plot.
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For the two input capacitance C1 and C2, as have been discussed in section 4.2, its
overall effect is expressed by C1 +C2. C1 and C2 may vary inside the range ±20% of
the nominal values.
0.8Cnorm ≤ C1 ≤ 1.2Cnorm,
0.8Cnorm ≤ C2 ≤ 1.2Cnorm. (4.25)
Hence the variation range of C1 + C2 is
1.6Cnorm ≤ C1 + C2 ≤ 2.4Cnorm,
which is same as the variation range of 2C1 or 2C2.
1.6Cnorm ≤ 2C1 ≤ 2.4Cnorm,
1.6Cnorm ≤ 2C2 ≤ 2.4Cnorm.
Therefore we need not consider the variation between C1 and C2. When considering
the effect of input capacitance variation to the system bode plot, we can just assume
C1 = C2, and only consider the variation of C1 (or C2). In the following analysis, the
variation of C1 is used to analyze the effect. When C1 is 80% of the nominal value,
we get one worst case condition, and when C1 is 120% of the nominal value, we get
the other extreme condition. The effect of this variation to the system bode plot is
analyzed in following paragraphs. Fig. 4.13 shows the bode plot distribution due to
the parameters variation.
First, the four parameters in (4.13) and (4.14): C1, Lm, L and C are defined to be
101
one of the three values: the minimum value of 80% of the nominal, the nominal value,
and the maximum value of 120% of the nominal. There are 34 = 81 combinations of
the four parameters. These 81 bode plots constitute the distribution of the open loop
system. The bode plots with other circuit parameters inside the variation range ±20%
are all located inside this distribution. The distribution of the bode diagrams with
the 81 parameters combinations are plotted by using Matlab. The lower boundary





















































Figure 4.13: Bode plot distribution of the open loop system considering the 81 com-
binations of parameters
it is found that the lower boundary is:
• C1 = 80% C1norm, Lm = 120% Lmnorm,
• L = 120% Lnorm, C = 120% Cnorm.
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The upper boundary is:
• C1 = 120% C1norm, Lm = 120% Lmnorm,
• L = 80% Lnorm, C = 80% Cnorm.
Table 4.1 shows the phase margin, gain margin, and the cross-over frequency of the
open loop system located at the lower boundary, the nominal parameters, and the
upper boundary.
Table 4.1: Stability analysis
Lower boundary Nominal parameters Upper boundary
Phase margin -6.9 degrees -2.43 degrees 0.655 degrees
Gain margin -22.7 dB -17.2 dB -14.5 dB
Cross-over frequency 240 krad/sec 285 krad/sec 355 krad/sec
From the comparison, it is found that the worst case happens at the lower boundary.
Therefore, when designing the controller, this condition should be the main consid-
eration.
The open loop system has no right half plane pole, therefore, the nyquist plot of
the compensated system G(s)H(s) (G is the system plant, and H is the controller)
must not encircle the point −1 + j0. When the converter operates at the worst case
condition, the lower boundary, the nyquist plot is nearest to the point −1+ j0. Since






its maximum value can be found out:
|S(jω)|max = 1|(1 +G(jω)H(jω)|min . (4.27)
|(1+G(jω)H(jω)|min is actually the minimum distance between−1+j0 andG(jω)H(jω),
i.e., the radius r shown in Fig. 4.15. If the system is required to be insensitive to
the parameters variation, then the value of r must be large enough, so that |S(jω)|
is small. From the value of r, the lower bound on the phase margin of G(jω)H(jω)





It can be seen that the larger value of θ, the larger is r, and the smaller value of
|S(jω)|max can be achieved. Therefore, the problem of parameters variation can be
solved by setting a large enough value of θ, such that the response of the system to
the variation is acceptably small.
In this research, a conservative minimum phase margin for the lower boundary is
designed to be around 35 degrees. As a result, the largest sensitivity value of the




) = 0.601, (4.29)
|S(jω)|max = 1.66 (4.4 dB). (4.30)
Based on the open loop bode plot distribution show in Fig. 4.13, with the designed
minimum phase margin 35 degrees, and the bandwidth being set at around 150
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With the designed lag-lead compensator (4.31), the bode plot of the compensated
system is shown in Fig. 4.14. When the circuit parameters vary between the two
boundaries, the close loop system remains stable. The specifications of the close loop
system are listed in Table 4.2.
Table 4.2: Stability analysis
Lower boundary Nominal parameters Upper boundary
Phase margin 36.4 degrees 43 degrees 44.7 degrees


















Figure 4.14: Bode plot distribution of the compensated system
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) = 0.625, (4.32)
|S(jω)|max = 1.6 (4.08 dB). (4.33)
The stability of the compensated system can also be checked via its nyquist plot,
shown in Fig. 4.15. It can be seen that when circuit parameters change within the
specified range, the polar plots of the minimum-phase system do not encircle −1+j0.
In Table 4.2, the highest cross-over frequency is 212 krad/sec (33.8 kHz), which is
about 1/6 the switching frequency, well below the nyquist frequency, one half the















Figure 4.15: Nyquist plot of the compensated system
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4.6.1 Hardware Implementation
The lag-lead controller (4.31) is built with the JFET-input operational amplifier
TL084, and only one operational amplifier is utilized to fulfil the control function.
























Figure 4.16: Controller implementation
The hardware board of the analog controller is shown in Appendix B, Fig. B.3.
Compared to the analog system , the digital system has the following advantages.
The digital ICs have a low quiescent current and hence low power consumption than
the analog ICs. Also, the design cycle and effort of the digital control system can be
reduced compared to that of the analog system. In the conventional analog system,
the parameter variation inside analog components influence the system performance.
However, in the digital system, such disadvantages can be avoided. Due to above
advantages of the digital control system, in the next section, a digital controller is
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developed for the APHB converter.
4.7 Digital Control Design
The digital control block diagram of the close loop system is shown in Fig. 4.17.
The analog output voltage is fed back to the Analog-to-Digital converter. The digital
equivalent is then compared with the voltage reference DVref , which is a digital refer-
ence value set inside the digital controller. The calculated voltage error Ve is sent to
the digital controller which produces the required digital duty ratio command, which
is then input to the digital pulse width modulator to produce the gate signals for the





















Figure 4.17: Digital control of APHB converter
As has been investigated in [58], the above process introduces a Zero-Order-Hold
(ZOH) to the system model, as shown in Fig. 4.18. Ts is the sampling period.
The switching frequency for the analog system is designed to be 200 kHz. To compare
the performance of the digital controlled system with the analog system, the switch-
















Figure 4.18: Block diagram of the digital controlled system
designed to be at the same level.
According to the circuit specifications listed in Table 4.3, the discrete model of the
APHB converter preceded by a ZOH can be achieved based on the continuous model
which has been derived in (4.8) and [47]. Doing so, we get
G(z) =
0.9939z3 − 0.701z2 − 1.050z + 0.7822
z4 − 3.6562z3 + 5.1748z2 − 3.3728z + 0.8553 . (4.35)
The equivalent discrete controller is derived from the continuous one H(s) given in
(4.31), by using the pole-zero mapping method described in [58].
H(z) =
0.272z2 − 0.4688z + 0.2015
z2 − 1.1653z + 0.1653 . (4.36)
In the digital controlled system, the presence of the Zero-Order-Hold introduces a
phase lag of ωTs/2 to the system transfer function [58], [59]. With the analog system
designed in section 4.6, the phase margin of the compensated system is 43 degrees
(Fig. 4.14). While in the digital system, the phase margin decreases to only 13.2
degrees, as shown in Fig. 4.19, which is too small to be acceptable.
Since the phase margin of the compensated system with the digital controller (4.36)





















































Figure 4.19: Bode plot of the digital compensated system with the sampling frequency
fs=200 kHz
design is not sufficient. Hence, to improve the phase margin, an additional phase lead
compensator is added. It is given by
Hlead(z) =
1.5− 1.088z−1
1− 0.2522z−1 . (4.37)
With the additional phase lead compensator, the bode diagram of the new compen-
sated system is shown in Fig. 4.20. The resulting phase margin has been increased
to 45.8 degrees, and the cross-over frequency is 188 krad/sec. These parameters have
met the design requirement.
During the above design process, the digital controller is achieved straight from the
analog controller. The digital controller is derived from the analog controller by using




















































Figure 4.20: Bode plot of the new compensated system with the additional phase
lead compensator Hlead(z)
it is then added with an additional phase lead compensator. On the other hand, as
have been discussed by Duan and Jin in [35], a better way is to design the discrete
controller from the digital platform directly, which can avoid the problem of low phase
margin at the right beginning. However, in this case, since the analog controller has
been available, and the additional phase lead compensator (4.37) is not difficult to
design, the approach presented in this section is acceptable. It reduces the design
effort and time compared to the direct digital design which requires a totally new
design from the beginning.
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4.8 Digital Control Implementation
4.8.1 Selection of the Analog to Digital Converter (ADC)
In this thesis, an 8-bit Analog-to-Digital Converter produced by the National
Semiconductor (ADC08L060) is utilized. It is optimized for low cost and low power
applications, and operates at conversion rates of 10 MSPS (mega samples per second)
to 60 MSPS while consuming just 0.65 mW per MHz of clock frequency [60].
In the system block diagram shown in Fig. 4.17, the ADC samples the output voltage
Vo, which is then used to calculate the voltage error Ve. The highest value of the




28 − 1 = 0.063 V.
This value is 0.45% of the nominal output voltage 14 V.
The small signal model of the APHB converter is derived based on the state space
averaging technique. The output variable is the average output voltage. Therefore,
the instantaneous output voltage value which is sensed by the ADC is used to calculate
the average value. Here, the average value calculation is realized by the over-sampling
technique. With the FPGA clock frequency of fclock = 50 MHz, the ADC clock
frequency is designed to be fADC = 12.5 MHz using frequency division structure
within the FPGA. Since the sampling frequency of the digital controller is 200 kHz,
and over-sampling of the output voltage with an ADC sampling frequency of fADC =
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12.5 MHz would give us 64 samples of the output voltage in one controller sampling
period. These output voltage samples are used to calculate the average value of the
output voltage. During the experiment, it is found that 16 samples which are selected
evenly among the 64 samples are good enough for calculating the average value.
This simplification reduces the required calculation time, storage space, and does
not degrade the system performance in the experiment. The experimental results of
averaging 16 samples are almost same as those of averaging 64 samples. The effective
sampling frequency of the ADC is fADC(eff) = 12.5/4 = 3.125 MHz. This two-level
frequency division method is used because the ADC08L060 can only operate at a
frequency higher than 10 MHz. If another type of ADC that can operate at the 3.125
MHz level is available, then such method is not necessary. We can divide the clock
frequency from 50 MHz to 3.125 MHz directly for the ADC.
The average calculation is carried out at the end of each switching period. The control
algorithm then calculates the updated duty ratio command value. The time delay or
latency due to the controller calculation is less than 16 FPGA clock cycles (320 ns).
This time delay is only 0.0625 of one switching period. In the experiment, it is found
that neglecting the small delay does not degrade the performance of the controller.
The ADC board built in the experiment is shown in Appendix B, Fig. B.5.
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4.8.2 Digital PWM Design
The DPWM serves as the digital-to-analog (D/A) interface. It receives the up-
dated duty ratio value from the digital controller, and then produces the gate signals
for the two switches in the half bridge. In this thesis, the switching frequency of
the prototype converter is at the 200 kHz level, which is not very high, and can be
implemented easily based on the simple fast-clocked counter-comparator scheme [28].
In this thesis, the DPWM is implemented by using the FPGA. With the 50 MHz
FPGA clock frequency and 200 kHz level switching frequency, the resolution of the
DPWM is designed to be 8-bit. The practical switching frequency achieved is 50
MHz /28 = 195.3 kHz. This counter-comparator based method is easy to design and
implement, which introduces low design effort and short time cycle. However, if a
much higher switching frequency is required, e.g., 1 MHz, a very high clock frequency
of 256 MHz is needed to implement the same 8-bit resolution DPWM. This signifi-
cantly increases the hardware cost. One option is to apply a higher level FPGA with
faster clock frequency and higher calculation speed. Alternative methods which can
increase the effective resolution of the DPWM module are the tapped delay line [29],
[30], [31], the dithering [26], or the ring-oscillator-MUX schemes [24].
As have been discussed by Peterchev and Sanders in [26], the resolution of the DPWM
should be higher than the resolution of the ADC in order to avoid the limit cycle os-
cillation. With the 8-bit DPWM, if there is a LSB change in the duty ratio value,
the response in the output voltage can be calculated according to the voltage transfer
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ratio which has been derived in (3.35),
∆d =
1













It may be noted that in arriving at the above expression for the incremental change
in the output voltage, the more accurate voltage transfer ratio which includes the
primary side leakage inductance Lr has been used. With the circuit parameters listed
in Table 4.3: Vs = 42 V, D = 0.4, N = 1.2, Lr = 0.89 µH, R = 1.96 Ω, and
fsw = 195.3 kHz,
∆vo = 0.043 V.
This value is 0.31% of the nominal output voltage 14 V.
In the previous subsection, we have seen that the resolution of the ADC is 0.063
V. Since the resolution of the 8-bit DPWM is 0.043 V, which is better than the
ADC resolution, the condition to avoid the limit cycle has been satisfied. In the
experimental waveforms presented later (Fig. 4.36), it is noted that only switching
ripple exists in the steady state output, and no limit cycle oscillation is presented.
4.8.3 Choice of the Controller Resolution
The new integrated digital controller which includes (4.36) and the phase lead
compensator (4.37) is expressed as
H1(z) =
0.4063− 0.9848z−1 + 0.8122z−2 − 0.2197z−3
1− 1.385z−1 + 0.4192z−2 − 0.0338z−3 . (4.39)
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With the four-decimal-digit resolution controller, the root locus and the pole-zero
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Figure 4.21: Root locus and pole-zero distribution of the close loop system with the
four-decimal-digit resolution controller 4.39
To implement the above four-decimal-digit resolution controller, (4.39) is rewritten
into the following difference equation first,
D(k) = 1.385D(k − 1)− 0.4192D(k − 2) + 0.0338D(k − 3) + 0.4063Ve(k)
− 0.9848Ve(k − 1) + 0.8122Ve(k − 2)− 0.2197Ve(k − 3). (4.40)
Where D(k) is the duty ratio command at the kth sample, and Ve(k) is the voltage
error signal. Multiplying both sides of the above equation with the q number 214 =
16384, and rounding off, we can obtain the following control algorithm with integer
coefficients,
Y = 6308D(k − 1)− 6868D(k − 2) + 554D(k − 3) + 6657Ve(k)
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−16135Ve(k − 1) + 13307Ve(k − 2)− 3600Ve(k − 3), (4.41)
D(k) = 2−14Y +D(k − 1). (4.42)
The coefficients on the right side of (4.41) are then transformed into the binary format.
For example, 554 = 1000101010b, and then 554D(k−3) = (29+25+23+21)D(k−3).
2n means shifting the binary data to the left by n times, and appending the empty
space on the right with zeros. 2−n is just the opposite. Fig. 4.22 gives an illustration
of the shift and add process of variable 554D(k−3). The multiplication operation has
been replaced by the shift and add operations, which significantly saves the calculation
time and the hardware resource.
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Figure 4.22: Calculation process of 554Dk−3
With the above multiplication operation, the word length of the product terms in
(4.42), 6308D(k−1), 6868D(k−2), 554D(k−3), ..., depends on two factors: the word
length of the controller coefficient and the word length of the duty ratio command D
or the voltage error Ve. In this digital control design, an 8-bit DPWM is applied, which
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is based on the counter comparator scheme and is discussed in the later subsection
4.8.2. The maximum duty ratio value is 0.5. Since the maximum value of the DPWM
counter is 28−1 = 255, the maximum duty ratio command value is set to be 0.5∗255 =
127 = 1111111b, which is a 7-bit binary number. On the other hand, the controller
coefficient 554 is a 10-bit binary number. In Fig. 4.22, after the shift and add
operations, the result of 554D(k − 3) is 7 + 10 = 17 bit long. Therefore, the word
length of the whole control algorithm can be found out as,
Word length of the digital controller =
MAX (word length of the largest coefficient of D + word length of D,
word length of the largest coefficient of Ve + word length of Ve). (4.43)
Using the above logic we see that, the largest coefficient for the duty ratio command
D given by (4.41) is 6868. This largest coefficient has to be represented by a 13-bit
binary number. Hence the product of the largest coefficient with the maximum duty
ratio of 0.5 is 6868D(k−2), which is 7+13 = 20 bit long. On the other hand, for the
8-bit voltage error value Ve, its largest coefficient is 16135, which is a 14-bit binary
number. As a result, 16135Ve(k − 1) is 8 + 14 = 22 bit long. Therefore, the required
word length for the designed controller (4.41) is 22-bit.
The above controller with 22-bit word length is a little luxurious for a low cost dig-
ital system. The FPGA implementation of such controllers requires large on-chip
resources and area, which may be too expensive and not cost-efficient to be applied
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in the DC-DC converters.
From the relationship described in (4.43), if the desired word length of the controller
is reduced to 16-bit, then the resolution of the controller coefficients must also be
reduced. According to (4.43), for the 7-bit duty ratio command D, the word length
of the coefficient must be less than 16− 7 = 9-bit. This word length corresponds to
a value of 29 = 512, which means that the coefficients of D must be less than 512.
Accordingly, for the 8-bit voltage error Ve, the word length of the coefficients must
be less than 16− 8 = 8-bit. The coefficients of Ve must be less than 28 = 256. Based
on the required range of coefficients, the resolution of the controller can be designed
as follows
the largest coefficient of D × q number <
2 (desired word length of the controller - word length of D), (4.44)
the largest coefficient of Ve × q number <
2 (desired word length of the controller - word length of Ve), (4.45)
q number <
MIN {2
(desired word length of the controller - word length of D)
the largest coefficient of D
, (4.46)
2 (desired word length of the controller - word length of Ve)
the largest coefficient of Ve
}. (4.47)
Using above rules, let us look at the coefficients in (4.40). The largest coefficient of
D is 0.4192. The q number must be less than 2(16−7)/0.4192 = 1221. For Ve, the q
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number must be less than 2(16−8)/0.9848 = 260. Therefore, the q number can only
be designed to be 128, which means that the resolution of the controller coefficients
is up to the second decimal digit. Rounding off (4.39), we get
H2(z) =
0.41− 0.98z−1 + 0.81z−2 − 0.22z−3
1− 1.39z−1 + 0.42z−2 − 0.03z−3 . (4.48)
With the two-decimal-digit resolution controller, the root locus and the pole-zero dis-
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Figure 4.23: Root locus and pole-zero distribution of the close loop system with the
two-decimal-digit resolution controller (4.48)
The phase margin of the close loop system is 43.5 degrees, and the cross-over frequency
is 176 krad/sec. The comparison of step-up response of the close loop systems with
different coefficient resolutions are shown in Fig. 4.24. In the step response, the
overshoot of the analog system is the smallest, 4%. The digital system with coeffi-
cients of four-decimal-digit resolution is a little higher, 7%. The digital system with
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Figure 4.24: Step-up response comparison of the analog system and the digital system
with different resolution controllers
To implement the two-decimal-digit resolution controller, first, the transfer function
in (4.48) is rewritten into the following difference equation,
D(k) = 1.39D(k − 1)− 0.42D(k − 2) + 0.03D(k − 3)
+ 0.41Ve(k)− 0.98Ve(k − 1) + 0.81Ve(k − 2)− 0.22Ve(k − 3). (4.49)
Multiplying both sides of the above equation with the q number 27 = 128, and
rounding off, we can obtain the control algorithm with the integer coefficients,
27[D(k)−D(k − 1)] = 50D(k − 1)− 54D(k − 2) + 4D(k − 3)
+52Ve(k)− 126Ve(k − 1) + 104Ve(k − 2)− 28Ve(k − 3), (4.50)
Y = 25D(k − 1)− 27D(k − 2) + 2D(k − 3) + 26Ve(k)
−63Ve(k − 1) + 52Ve(k − 2)− 14Ve(k − 3), (4.51)
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D(k) = 2−6Y +D(k − 1). (4.52)
In (4.51), for the 7-bit duty ratio command D, the largest coefficient is 27 = 11011b,
which is a 5-bit binary number. 27D(k − 2) is 7 + 5 = 12 bit long. The largest
coefficient of the 8-bit voltage error Ve is 63 = 111111b, which is a 6-bit binary
number. 63Ve(k − 1) is 8 + 6 = 14 bit long. Therefore, for this two-decimal-digit
resolution, the word length of the controller is 14 bits. We have also tried to reduce
the controller resolution to only one decimal digit. However, it is found that the phase
margin of the compensated system becomes negative, and the close loop system is
unstable in the simulation. Therefore, the minimal word length to implement the
designed controller while maintaining the acceptable performance has been found
out, which is 14 bits.
4.8.4 Dynamic Range of the Voltage Error Ve
In the previous subsection, in order to reduce the word length of the controller,
we reduce the resolution of the controller coefficients. The same objective can also be
achieved by reducing the word length of the voltage error Ve, as described in (4.43).
The ADC senses the output voltage change from 0 to 16 V, and produces an 8-
bit binary number to express the voltage value. After comparison with the digital
reference value, the voltage error Ve is calculated. It varies between -2 V and 14 V,
and is represented by an 8-bit binary number. A separate one sign bit is used to
record the sign of the voltage error value. The corresponding voltage resolution is
122
∆vo = 16/255 = 0.063V . In Fig. 4.25, it can be seen that the word length of the
voltage error is totally dependent on its dynamic range. The maximum value 14 V
of Ve is expressed as a binary number of 14/16 ∗ 255 = 223 = 11011111b, which is 8
bit long. If the dynamic range of Ve becomes smaller, then its word length can be
reduced. For example, if the maximum value of Ve is limited at 2 V, then its binary
number is 2/16 ∗ 255 = 31 = 11111b. Now the word length of Ve is reduced to only
5-bit, and 3 bits have been saved. Hence, as described in (4.43), the word length of
the implemented controller can be reduced.
To reduce the dynamic range of the voltage error, one possible solution is to use a
”window” ADC topology, as proposed by Peterchev et al. in [24]. The ADC only
senses the output voltage inside a small regulation range around the nominal value,
thus reduces the dynamic range of Ve, and its word length. However, it requires a
specifically designed ADC to perform this function, which increases the design effort.

























Figure 4.25: Restrict the voltage error inside the ±2V range and reduce the word
length from 8 bits to 5 bits
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In this thesis, we utilize another solution to achieve this objective, which is simple
and does not need a ”window” ADC specifically. A limit can be set on the voltage
error Ve, thus reducing its dynamic range.
The same APHB converter built for the analog controlled system, is adopted for the
digital controller. In the experiment for the analog controller (4.31), the maximum
voltage variation due to a load step up/down change in the steady state is 3 V
(Fig. 4.35 in the experiment section 4.9). According to this value, the limit on Ve is
tentatively designed to be inside the range ±2 V (±14.3% around the nominal value)
for the digital controller, shown in Fig. 4.25. As a result, the maximum value of the
voltage error is 2 V, which is represented by a 5-bit binary number.
The equivalent system block diagram is shown in Fig. 4.26. The voltage error is
























Figure 4.26: Equivalent system block diagram with the limit on Ve
When the output voltage is located beyond the limit, e.g. Vo < 12 V, like the start-up
period, Ve is clamped at the maximum value 2 V. The digital controller sets the duty
ratio to the maximum value 0.5, until the output voltage enters into the regulation
range 12 V ∼ 16 V. At that time, the voltage error value is less than 2 V, and it
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measures the difference between the reference value and the actual value accurately.
The control algorithm responds accordingly, adjusts the duty ratio, and controls the
output voltage to the desired value. This nonlinear behavior is discussed in more
detail in the next subsection.
Limit on the dynamic range of Ve
The limit on the dynamic range of Ve produces a nonlinear behavior. How does
the system behave when the actual voltage error is larger than 2 V, e.g., when the
converter is in the start-up period or it has a large signal disturbance? In this sub-
section, the system behavior with a limit on Ve is investigated by using simulation.
The limit on the dynamic range of Ve is applied to the simulation of a large signal
average model of the APHB converter which has been derived in section 4.2. The
comparison of the start-up period with and without the limit on Ve is shown below.
Fig. 4.27 and Fig. 4.28 show the start-up period of the converter without applying
the limit.
Fig. 4.29 and Fig. 4.30 show the start-up period with a limit of −2V ≤ Ve ≤ 2V
is applied. Due to the limit on Ve, a voltage drop appears in the output voltage
waveform. Vo first increases from 0 to 15 V, and then drops to about 6.3 V. This
voltage drop value (7.7 V) is 55% of the nominal 14 V output.
Fig. 4.31 and Fig. 4.32 show the start-up period with a limit of −2V ≤ Ve ≤ 4V is
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Figure 4.28: The duty ratio and output voltage changing status without the limit on
Ve
11.3 V. Since the maximum value of Ve has been increased to 4 V, its binary number
is 4/16 ∗ 255 = 63 = 111111b. The word length of Ve is now 6-bit.
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Figure 4.30: The duty ratio and output voltage changing status with the limit −2V ≤
Ve ≤ 2V
hardware. It can be integrated into the software programming easily. The restriction
on the dynamic range of Ve reduces the required word length when implementing
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Figure 4.32: The duty ratio and output voltage changing status with the limit −2V ≤
Ve ≤ 4V
controller with two-decimal-digit coefficients, (4.51) and (4.52), the word length of
the controller is determined by the maximum word length required during the calcu-
lation: 63Ve(k − 1), which is 8 + 6 = 14 bit long. Now Ve is limited to be less than
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2 V. Its word length is reduced to 5-bit. Hence 63Ve(k − 1) is only 5 + 6 = 11 bit
long. At this time, the word length of the whole control algorithm is determined by
the calculation of 27D(k− 2), which is 7+5 = 12 bit long. As a result, the minimum
word length of the implemented controller is reduced from 14 bits to 12 bits.
With the extended limit range on Ve (from -2 V to 4 V), as shown in Fig. 4.31, the
voltage drop in the start-up period due to the limit is about 2.7 V, which is 19.3%
of the nominal output. Compared to the value of 55% in the above −2V ≤ Ve ≤ 2V
case, the problem of voltage drop has been not so severe. In the system without limit,
Fig. 4.27, the voltage drop is about 1.1 V, which is 7.9% of the nominal output. The
application of the limit −2V ≤ Ve ≤ 4V introduces additional 11.4% of voltage drop
during the start-up period. However, on the other hand, the word length of the
limited Ve is reduced to 6-bit. 63Ve(k − 1) is 6 + 6 = 12 bit long. As a result, the
minimum word length of the implemented controller is also reduced from the 14 bits
in the unlimited case to 12 bits.
When the APHB converter operates in the steady state, the voltage variation due to
the load change does not go beyond the Ve limit range. This can be seen from the
experimental results shown in section 4.9. The maximum overshoot or undershoot
during the load dynamic response is less than 2 V. At this time, the limit on Ve does
not influence the system performance, as the voltage error variation does not go be-
yond the limit range.
Here it can be seen that at the same time the limit on Ve increases the voltage drop
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during the start-up period, it also obtains the advantage of achieving small word
length of the digital controller. This relates to a low requirement on the hardware
resource and power consumption.
4.8.5 Design of the Controller Filter Structure
The next step in the design process is to implement the digital controller. In this
thesis, a Xilinx Spartan-3 XC3S200 FPGA is selected as the hardware platform, shown
in Appendix B, Fig. B.4. It has a 50 MHz crystal oscillator clock source, 200,000
total equivalent gates, 4,320 equivalent logic cells, and up to 173 user-defined I/O
signals [61]. The designed controller is programmed by using VHDL (VHSIC hard-
ware description language) [62] and synthesized with the FPGA. The design based
on the VHDL programming and FPGA implementation can be easily translated into
the synthesis with standard ASICs (application specific integrated circuits). First,
the high resolution controller with four-decimal-digit coefficients, (4.41) and (4.42),
is implemented with the direct structure. With the word length being 20-bit, it is
found that 1,200 logic cells, 10,173 equivalent gates are utilized.
Second, the controller with two-decimal-digit coefficients, (4.51) and (4.52) are also
realized by the direct filter structure, shown in Fig. 4.33. With a reduced word
length being 12-bit (integrated with the limit on Ve), it is found that 675 logic cells
are utilized, and the total equivalent gate number is 5,638. Compared to the former
10,173 gates implementation, the hardware resource has been significantly reduced
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in this case, 44.6% of reduction in the total equivalent gate number, and 43.8% of
reduction in the logic cells. The required hardware resource has been reduced as the

























Figure 4.33: Filter structure – direct realization
A further reduction in the required hardware resource can be achieved by rewriting
the controller into the cascade filter structure [51] as given in (4.53). The phase mar-
gin of the new compensated system is 42.3 degrees, which is only 1.2 degrees lower
than the direct filter structure H2(z) (4.48). The cross-over frequency is 174 krad/sec.
H3(z) =
0.41(1− 0.91z−1)(1− 0.82z−1)(1− 0.73z−1)
(1− z−1)(1− 0.17z−1)(1− 0.25z−1) . (4.53)
The cascade filter structure is shown in Fig. 4.34. With the cascade realization of
the designed controller, the implementation needs only 4,959 equivalent gates. 679
equivalent gates are saved compared to the direct realization of H2(z). The utilized
logic cell number is only 577, and 98 logic cells have been saved. Compared to the
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Figure 4.34: Filter structure – cascade realization
The attempt to reduce the controller resolution to only one decimal digit for the
cascade realization has also been tried. It is found that in the compensated system,
the cross-over frequency is 190 krad/sce, the phase margin decreases to only 29.6
degrees. This value is too low, and does not meet the requirement. Hence one
decimal digit resolution is not recommended for this controller.
After the FPGA is synthesized, only 11 I/O pins are utilized: 8 pins for the voltage
input sensed by the ADC, 2 pins for the output of the switching gate signals, and 1
pin for the ADC clock signal output. The power consumption of the designed control
chip is measured to be only 210 mW. This power consumption value is much less
than that of most commercial analog PWM control IC chips. For example, the power
consumption of the widely used UC3526 or UC3825 PWM control IC chip can be up
to 1 W.
In above two subsections, the advantages of the digital control design can be clear
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seen: In the digital system it is very easy to modify the controller coefficients or
even change the controller structure during the design process. Since the digital
platform is reprogrammable, the hardware implementation does not need to change
during the adjustment. The designer needs to change the software programming code
only. However, in the analog system, the feedback loop is composed of operational
amplifiers and RC networks. If the controller coefficients need to be modified, the
value of the R and/or C has to be re-calculated. If the controller structure needs to
be changed, e.g., an additional phase lead or phase lag compensator is added, like
the case discussed above. The designer has to re-design the feedback loop, include
new amplifier and new RC network. Therefore, the digital system is much more
versatile than the analog system. The design effort, time and cost can be largely
saved. Moreover, from the above implementation, it can also be seen that the digital
control system has a much lower power consumption than the analog system.
4.9 Experimental Results
The experimental prototype converter is shown in Appendix B, Fig. B.2. Its
circuit specifications are listed in Table 4.3.
The experimental results of the analog controller, H(s) in (4.31) are shown in Fig.
4.35. When the load changes from half load (50 W) to full load (100 W), Fig. 4.35
(a), the recovery time is 100 µs. The maximum undershoot is 3 V. The steady state
error is about 0.1 V (0.71%). When the load changes from full load to half load, Fig.
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4.35 (b), the recovery time is 60 µs. The maximum overshoot is 2.5 V. The steady




















Figure 4.35: Dynamic response of the analog controlled system with H(s): (a) Load
changes from half load to full load, (b) Load changes from full load to half load
Next, the digital controller H3(z) shown in (4.53) with the cascade filter structure is
implemented. Better experimental results have been achieved, shown in Fig. 4.36.
When the load changes from half load to full load, Fig. 4.36 (a), the recovery time is
only 40 µs, which is smaller than the value 100 µs in the analog system. The maximum
undershoot is 2 V, less than the value 3 V in the analog system. The steady state
error is about 0.4 V (2.86%). Due to the quantization effect in the ADC, DPWM,
and the controller coefficients, the steady state error in the digital system becomes a
little larger compared to that of the analog system (0.1 V, 0.71%). However, it is still
inside the desired ±5% range, and is acceptable. When the load changes from full
load to half load, Fig. 4.36 (b), the recovery time is 60 µs. The maximum overshoot
is 1.8 V, less than the value 2.5 V in the analog system, and the steady state error
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is less than 0.4 V. The new designed digital controller has achieved a faster dynamic
response, and a lower value on the overshoot and undershoot. Although the steady
state error has increased 2.15%, it is still inside the acceptable level, and it does not
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Figure 4.36: Dynamic response of the digital controlled system with H3(z) (improved
phase margin and bandwidth): (a) Load changes from half load to full load, (b) Load
changes from full load to half load
4.10 Summary
In this chapter, the system model of the APHB converter operating in the con-
tinuous conduction mode has been derived. This model has been verified by the
comparison of the theoretical bode plot achieved in the Matlab simulation and the
actual bode plot measured by a HP 4194A Impedance/Gain-Phase Analyzer in the
experiment. The influence from the parasitics of the non-ideal components especially
the capacitor used in the circuit to the system performance is analyzed. The input
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Table 4.3: Nominal circuit specifications
Input voltage 42 V
Output voltage 14 V
Output power 100 W
Switching frequency 200 kHz
Normal duty ratio 0.4
C1, C2 0.33 µF polyester × 5
0.68 µF ceramic× 5
L 9 µH
C 0.33 µF polyester× 3
15 µF tantalum× 1
Primary side switches IRFD41N15D
RDS(on) = 45 mΩ
Output schottky diode STPS15L25D
VF = 0.35 V
Transformer core Ferroxcube 3C90, ETD34
Turns ratio N = 1.2
Magnetizing inductance Lm = 700 µH
Leakage inductance Lr = 0.89 µH
capacitance value is properly selected, which can solve the notch problem caused by
the double pole and double zero in the system transfer function, and facilitate the
control design by setting a small value for the input capacitance.
Based on the system model, a digital control design is proposed. The digital con-
trol design is described by the VHDL code and implemented with a low-cost Xilinx
Spartan-3 FPGA. During the implementation of the digital controller, a clear design
process which aims to reduce the word length of the controller is presented. The
dynamic range of the voltage error is limited to a small value during the control cal-
culation. This helps to reduce the word length of the implemented controller. The
controller resolution and the filter structure are properly designed, and a 12-bit word
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length is achieved during the implementation. The proposed digital control design
has a low requirement on the hardware resource and low power consumption. The
dynamic response of the close loop system is obtained from the prototype converter






In the energy storage [7], [8] or energy linkage system [1], [5], and [6] which has
been discussed in Chapter 1, the power flow is bi-directional. Here an important
problem appears. When the power is transferred from the low voltage side to the
high voltage side, i.e., the bi-directional converter operates in the step-up mode, it
is reported to be a non-minimum phase system usually in the reference. An input
inductor is utilized in the circuit. This introduces a problem that if the converter is
in the continuous conduction mode (CCM), there is a right-half-plane (RHP) zero in
the small signal model [2], [22] and [23]. The inherent RHP zero provides additional
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phase lag in the bode plot. This additional phase lag poses a great challenge to the
control designer in obtaining a large close loop bandwidth. In this chapter, we try
to solve this RHP zero problem by proposing a back-to-back bi-directional DC-DC
converter, which is shown in Fig. 5.1. This topology is developed based on the
APHB converter discussed by Mohan [12] and Oruganti [14], and the dual half bridge
topology presented by Peng [4]. The advantage of this topology is that there is no
input inductor in both the step-down and step-up mode operations, and the converter
is always a minimum phase system. There is no RHP zero in the system model, and
it makes the close loop control design easy. This bi-directional converter also has
the advantages of inherent ability of realizing the ZVS transition between all four
switches, low conduction loss, and effective usage of the circuit parasitics.
In this chapter, we analyze the operation of the proposed back-to-back bi-directional
converter. The following work are presented:
• Analysis of the principle of operation of the bi-directional converter, both in
the step-down and step-up mode.
• Calculation of the bounds of two circuit parameters which relate to the ZVS
transition: the transformer leakage inductance, and the interlock delay time
between switching gate signals. The possible ZVS range of the load variation is
also calculated.
• Derivation of the large signal average model and the small signal model. Based
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on the derived model, a digital PI controller is designed and implemented with
the FPGA.
• Experimental verification of the theoretical analysis and design.
5.2 Step-down Mode Operation
5.2.1 Principle of Operation
The circuit topology of the back-to-back bi-directional converter is shown in Fig.
5.1. At each half bridge, the two switches are turned on and off complementarily. The
four switches have the same duty ratio, D = 0.5. There is a phase difference between
two half bridges. When the converter operates in the step-down mode, the power
flows from V1 side to V2 side, Q1, Q2 are in the lead of Q3 and Q4. The transformer
turns ratio is defined as N = Np/Ns.
To simplify the analysis of the circuit operation, the following assumptions are pro-
vided:
• C1, C2, C3, and C4 are large enough such that VC1, VC2, VC3, and VC4 are almost
constant (ripple neglected),
• the transformer secondary side leakage inductance is reflected to the primary
side,
• the output capacitance of the switches Coss are constant during the operation,
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Coss1 = Coss2, Coss3 = Coss4,
• Lm is large enough such that Im is ripple free,
• all elements of the circuit are lossless., i.e., there is no voltage drop across













































Figure 5.1: The back-to-back bi-directional converter operating in the step-down
mode
Stage 1, 0 ≤ t ≤ t1, Fig. 5.3 (1). Q4 is on, Q1 and Q3 are off. At time 0, Q2 is
switched off, the transformer leakage inductor and the parasitic capacitors of
Q1 and Q2 constitute a LC resonant network. The leakage inductor current iLr
discharges Coss1 and charges Coss2. vds1 decreases and vds2 increases. At time t1,
vds1 reaches zero, and Q1 can be switched on at zero voltage.
iLr(t) = iLr(0) cosωt, (5.1)
vds1(t) = V1 + iLr(0)Z sinωt, (5.2)









































































Figure 5.2: Waveforms explaining basic operation of the converter in step-down mode
Stage 2, t1 ≤ t ≤ φT , Fig. 5.3 (2). Q1 and Q4 are on. Q2 and Q3 are off.
The transformer primary side voltage vA = VC1, and the reflected secondary



































































































































































































4(7) (0.5+ )T t tφ ≤ <
Figure 5.3: Equivalent circuits of each stage in step-down mode operation
VC1+NVC4 is positive, and the current iLr begins to increase linearly. The load





vds1 = 0, vds2 = V1, vds3 = V2, vds4 = 0. (5.6)
Stage 3, φT ≤ t ≤ t2, Fig. 5.3 (3). Q1 is on, Q2 and Q3 are off. At time φT ,
Q4 is switched off. Lr, Coss3 and Coss4 begin to resonate. vds3 decreases and
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vds4 increases. At time t2, vds3 reaches zero, and Q3 can be switched on at zero
voltage.
iLr(t) = iLr(φT ) cosω
′(t− φT ) + V2
Z ′
sinω′(t− φT ), (5.7)
vds3(t) = V2 cosω
′(t− φT )− iLr(φT )Z ′ sinω′(t− φT ), (5.8)









Stage 4, t2 ≤ t ≤ 0.5T , Fig. 5.3 (4). Q1 and Q3 are on. Q2 and Q4 are off. The
transformer primary side voltage vA = VC1, and the reflected secondary side





vds1 = 0, vds2 = V1, vds3 = 0, vds4 = V2. (5.12)
Stage 5, 0.5T ≤ t ≤ t3, Fig. 5.3 (5). Q3 is on, Q2 and Q4 are off. At time 0.5T ,
Q1 is switched off. Lr, Coss1 and Coss2 begin to resonate. iLr charges Coss1 and
discharges Coss2. vds1 increases and vds2 decreases. At time t3, vds2 reaches zero,
and Q2 can be switched on at zero voltage.
iLr(t) = iLr(0.5T ) cosω(t− 0.5T ), (5.13)
vds1(t) = iLr(0.5T )Z sinω(t− 0.5T ), (5.14)
vds2(t) = V1 − iLr(0.5T )Z sinω(t− 0.5T ). (5.15)
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Stage 6, t3 ≤ t ≤ (φ + 0.5)T , Fig. 5.3 (6). Q2 and Q3 are on. Q1 and Q4 are off.
The transformer primary side voltage vA = −VC2, and the reflected secondary
side voltage is vB = NVC3. The voltage across the leakage inductor is negative,





vds1 = V1, vds2 = 0, vds3 = 0, vds4 = V2. (5.17)
Stage 7, (φ + 0.5)T ≤ t ≤ t4, Fig. 5.3 (7). Q2 is on, Q1 and Q4 are off. At time
(φ+0.5)T , Q3 is switched off. Lr, Coss3 and Coss4 begin to resonate. iLr charges
vds3 and discharges vds4. At time t4, vds4 reaches zero, and Q4 can be switched
on at zero voltage.
iLr(t) = iLr((φ+ 0.5)T ) cosω
′(t− (φ+ 0.5)T )− V2
Z ′
sinω′(t− (φ+ 0.5)T ),(5.18)
vds4(t) = V2 cosω
′(t− (φ+ 0.5)T ) + iLr((φ+ 0.5)T )Z ′ sinω′(t− (φ+ 0.5)T ).(5.19)
Stage 8, t4 ≤ t ≤ T , Fig. 5.3 (8). Q2 and Q4 are on. Q1 and Q3 are off. The
transformer primary side voltage vA = −VC2, and the reflected secondary side
voltage is vB = −NVC4. At time T , Q2 is switched off, and another switching





vds1 = V1, vds2 = 0, vds3 = V2, vds4 = 0. (5.21)
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5.2.2 Steady State Analysis
The time period of the ZVS transition is usually very small compared to the whole
switching time period. At the later calculation, it is found that the ZVS transition
is less than 7 ns, only 0.14% of the whole 5.12 µs switching time period. Therefore,
the influence of the ZVS transition can be neglected in the steady state analysis.





Lr ˙iLr = V1 − vC2 +NvC4, (5.23)
Lm ˙im = −NvC4, (5.24)
C3 ˙vC3 = −vC3 + vC4
R1
, (5.25)








Lr ˙iLr = V1 − vC2 −NvC3, (5.28)
Lm ˙im = NvC3, (5.29)
C3 ˙vC3 = NiLr − vC3 + vC4
R1
, (5.30)









Lr ˙iLr = −vC2 −NvC3, (5.33)
Lm ˙im = NvC3, (5.34)
C3 ˙vC3 = NiLr − vC3 + vC4
R1
, (5.35)








Lr ˙iLr = −vC2 +NvC4, (5.38)
Lm ˙im = −NvC4, (5.39)
C3 ˙vC3 = −vC3 + vC4
R1
, (5.40)
C4 ˙vC4 = −NiLr − vC3 + vC4
R1
. (5.41)





Lr ˙iLr = 0.5V1 − vC2 − 0.5NvC3 + 0.5NvC4, (5.43)
Lm ˙im = 0.5NvC3 − 0.5NvC4, (5.44)
C3 ˙vC3 = N(0.5− φ)〈iLr〉4 +Nφ〈iLr〉6 − vC3 + vC4
R1
, (5.45)
C4 ˙vC4 = −Nφ〈iLr〉2 −N(0.5− φ)〈iLr〉8 − vC3 + vC4
R1
. (5.46)
In the above equations, 〈iLr〉i means the average value of the current flowing through
the transformer leakage inductance Lr over the stage i.
The overall average value of the leakage inductor current iLr should be zero, such
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that the voltage across the capacitor C1, C2, and C3, C4 can be maintained constant,
(neglecting the ripple), which means
φT 〈iLr〉2 + (0.5− φ)T 〈iLr〉4 + φT 〈iLr〉6 + (0.5− φ)T 〈iLr〉8 = 0. (5.47)
As a result, it can be seen the in the average model (5.42) – (5.46), C3 ˙vC3 = C4 ˙vC4,
and vC3 = vC4. Since the output voltage v2 = vC3 + vC4, (5.45) and (5.46) can be
combined together. It is also found that Lm ˙im = 0, which means the magnetizing
inductor does not influence the system model and it can be neglected. The average





Lr ˙iLr = 0.5V1 − vC2 (5.49)
C3v˙2 = 2N(0.5− φ)〈iLr〉4 + 2Nφ〈iLr〉6 − 2v2
R1
. (5.50)
In (5.50), the average value 〈iLr〉i at the stage 4 and 6 can be calculated as
〈iLr〉4 = iLr(φT ) + iLr(0.5T )
2
, (5.51)
〈iLr〉6 = iLr(0.5T ) + iLr((0.5 + φ)T )
2
. (5.52)
The instantaneous value of the leakage current iLr at the four switch transition in-
stants, t = 0, t = φT , t = 0.5T , and t = (0.5 + φ)T , can be calculated from (5.5),
(5.11), (5.16) and (5.20).
iLr(0) =









0.25V1 + (φ− 0.25)Nv2
2Lrfsw
, (5.55)
iLr((0.5 + φ)T ) =
0.25V1 − 2φvC2 − 0.25Nv2
2Lrfsw
. (5.56)
Therefore, (5.50) can be rewritten as
C3v˙2 =





In the steady state, VC2 = 0.5V1, and v˙2 = 0. The voltage transfer ratio in the







This voltage transfer ratio is plotted in Fig. 5.4. The adjustable range of the phase
shift φ is from 0 to 0.5, and the maximum voltage transfer ratio is obtained at
φ = 0.25.
5.2.3 Input and Output Capacitance Selection
According to the waveform of the current flowing through the input capacitors C1
and C2, which is shown in Fig. 5.2, we can calculate the voltage ripple across the
capacitor. In this thesis, the voltage ripple across the capacitor is designed to be less




























VC1 = VC2 = 0.5V1, VC3 = VC4 = 0.5V2. (5.61)
Therefore, the required capacitance value of C1 and C2 can be calculated as
C1,2 ≥
[iLr(φT ) + iLr(0.5T )](0.5− φ)T + 2Lr[iLr(φT )2+iLr(0.5T )2]V1+NV2
2× V1 × 10% . (5.62)








[(NiLr(φT )− Io) + (NiLr(0.5T )− Io)](0.5− φ)T + 2Lr[NiLr(0.5T )−Io]2N(V1+NV2)
V2 × 10% . (5.64)
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From (5.53), (5.54), and the circuit specifications listed in Tab. 5.1, it is found that
in the step-down mode operation, C1, C2 should be larger than 3.04 µF , and C3, C4
should be larger than 29.16 µF .
5.2.4 ZVS Analysis
During the transition from Q1 to Q2 at stage 5, when vds2 decreases to zero,
V1 = iLr(0.5T )Z sinω(t− 0.5T ). (5.65)
From (5.4), (5.53), (5.54), and the circuit parameters listed in Tab. 5.1, we can
calculate,
iLr(0.5T ) = 5.29 A, Z = 24.4 Ω, (5.66)
ω = 4.88× 107 rad/sec, ω′ = 3ω = 1.464× 108 rad/sec. (5.67)
When vds2 reaches zero,
iLr(t) = iLr(0.5T ) cosω(t− 0.5T ) = iLr(0.5T )×
√√√√1− V 21
iLr(0.5T )2Z2
= 5 A. (5.68)
After the resonance, the leakage inductor current is 94.6% of the value before the
resonance iLr(0.5T ). Since this change of 5.4% of iLr(0.5T ) is not significant, we
can assume that the leakage inductor current iLr remains constant during the ZVS
transition. Hence the resonance process can be simplified to be linear in the analysis.
During the transition from Q4 to Q3 at stage 3, when vds3 decreases to zero,
V2 cosω
′(t− φT ) = iLr(φT )Z ′ sinω′(t− φT ), (5.69)
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ω′(t− φT ) = tan−1( V2
iLr(φT )Z ′
) = 6.19o, (5.70)
iLr(t) = iLr(φT ) cosω
′(t− φT ) + V2
Z ′
sinω′(t− φT ) = 5.32 A. (5.71)
During the resonance, iLr increases only 0.03 A, (0.57%). This amount of change is
also quite small. Therefore, we can also assume a simplified linear process in this
transition.
The simplification process can also be extended to the other two transition processes
from Q2 to Q1, and from Q3 to Q4.
5.2.5 Bounds Calculation for the Transformer Leakage In-
ductance









According to the circuit specifications listed in Tab. 5.1,
Lr ≤ 2.88 µH.
During the resonance process, the transformer leakage inductor should store enough




















2 ≥ CossV 21 . (5.76)






2 ≥ CossV 22 . (5.77)
When Q3 transits to Q4,
1
2
LriLr((0.5 + φ)T )
2 ≥ CossV 22 . (5.78)












−0.25V1 + (0.25− φ)NV2
2Lrfsw







− 0.25)2 ≥ 8LrCossf 2sw. (5.81)














− 0.25)2 − 8LrCossf 2sw. (5.83)
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With a proper ZVS transition, the value of X in the above equation must be larger
than zero. Hence we can calculate the value of X for the given range of Lr: from 0 to
2.88µH. Once X is larger than zero, the corresponding Lr value is suitable to realize
the ZVS transition. From the requirement of the ZVS transition, it can also be seen
that when the load decreases, the energy stored in the leakage inductor is less, and
the ability of realizing the ZVS transition is weakened. The calculation process of the
leakage inductance value Lr is as below.
First, the ZVS range of the load variation is specified. For example, the ZVS tran-
sition is desired from the full load down to a specified minimum load. Next, the
specified minimum load value Po(min) or Io(min) is input to (5.82) or (5.83). The
Lr value which corresponds to X > 0 in the calculation is the required leakage in-
ductance value which ensures the ZVS transition until the specified minimum load.
In this thesis, the ZVS transition is desired from full load (100 W) down to half load
(50 W). The calculated X value according to the design requirement is shown in Fig.
5.5.
It is found that to maintain the ZVS transition until the half load, the leakage in-
ductance Lr is required to be larger than 0.27 µH. In the experimental prototype
converter, the transformer leakage inductance is measured to be 1.2 µH, and it sat-
isfies the requirement. The experimental results have also verified that the ZVS








Figure 5.5: Required transformer leakage inductance to realize the ZVS transition
5.2.6 Possible ZVS Range
After the transformer is built and the value of the leakage inductance is measured,
(5.82) derived in the previous subsection can also be used to calculate the minimum
load, for which the ZVS transition can be maintained. First, we set a variation range
for the load, and calculate the value ofX by using Matlab. The value of the load when
X becomes larger than zero is the minimum load which can realize the ZVS transition
during the operation. Fig. 5.6 shows the calculated value of X with Lr = 1.2 µH
when the load changes from 1 A (14 W) to 7.14 A (100 W). The possible ZVS range









Figure 5.6: Possible ZVS range during the load variation
5.2.7 Bounds Calculation for the Interlock Delay Time
Another circuit parameter which is important to the ZVS transition is the interlock
delay time tid between two complementary gate signals. It must be large enough, such
that the voltage across the switch has been fully decreased to zero before the switch is
turned on. Since we have simplified the resonance process to be linear in subsection








Therefore, the interlock delay time tid1 between Vgs2 and Vgs1 should be set as
tid1 ≥ ∆t = 2CossV1−iLr(0) . (5.85)
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The calculation results are
tid1, tid2 ≥ 6.7 ns. (5.87)




The interlock delay time tid4 between Vgs3 and Vgs4 is
tid4 ≥ 2CossV2−NiLr((0.5 + φ)T ) . (5.89)
After calculation, it is found that
tid3, tid4 ≥ 0.74 ns. (5.90)
5.2.8 Large Signal Average Model and Small Signal Model
Derivation
The large signal average model of the bi-directional converter in step-down mode





Lr ˙iLr = 0.5V1 − vC2, (5.92)
C3v˙2 =






To verify the derived average model, the results of two simulations: Pspice simulates
the actual circuit behavior while the average model derived in (5.91)–(5.93) is simu-
lated in Matlab, are compared. In both simulations, the output capacitance value of
C3 and C4 is 50µF , such that the output voltage ripple in the Pspice circuit simula-
tion is small, and the comparison can be read clearly. The other circuit specifications
used in both simulations are listed in Tab. 5.1.
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Figure 5.7: Start-up period during the step-down mode operation: (a) Pspice circuit
simulation; (b) Matlab average model simulation
From the comparison, it can be seen that the Pspice circuit model follows well with
the derived average model. Two simulations take the same time to reach their steady
state, 0.2 ms. During the voltage rising period, there is a deviation between two wave-
forms. For example, when t=0.1 ms, the voltage is 12.8 V in Pspice simulation, and
the voltage is 12.2 V in Matlab simulation. The difference between two simulations is
0.6 V, which is 4.3% of the nominal output voltage 14 V. This small deviation is due
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to the assumption and approximation made in the analysis. The dynamic behavior
of the average model and its response has been verified in the simulation.
Based on this average model, small signal perturbations are introduced,
vC2 = VC2 + ˜vC2, iLr = ILr + ˜iLr, v2 = V2 + v˜2. (5.94)
Applying the Laplace transformation, we can obtain the small signal transfer function










Here the advantage of this topology can be seen: the system is a simple first-order
system. This can be explained as follows. The duty ratios of all four switches are not
controlled, and they are maintained constant at 0.5. Therefore, the voltage waveform
across the transformer primary side is a constant square wave with Vs/2 and −Vs/2 at
each half time period. By adjusting the phase shift φ, we are actually controlling the
voltage across the leakage inductor Lr, and thus the current flowing through it. As a
result, a simplified circuit can be achieved, as shown in Fig. 5.8. The leakage inductor
current can be regarded as a controllable current source Is, which is dependent on the
phase shift φ. The two output capacitor C3 and C4 can be combined to be a voltage










































Figure 5.8: Simplified circuit model of the step-down mode operation
5.2.9 Digital Controller Design
Since the converter is a simple first-order system, it is easy to design the controller.
Based on the small signal model derived in (5.95), with the circuit parameters listed





With the sampling frequency being same as the switching frequency in Table 5.1,
195.3 kHz, the transfer function of the equivalent digital system is shown in (5.97),
G(z) =
52.86
z − 0.7108 . (5.97)
The open loop bode plots of the analog system and its digital equivalent are shown
in Fig. 5.9.
According to the open loop bode plot, a simple digital PI controller is designed for
the close loop system.
H(z) = 0.015 + 0.00004
z + 1



















































Figure 5.9: Bode diagram of the open loop system in the step-down mode operation
The bode diagram of the compensated system is shown in Fig. 5.10. The phase
margin of the compensated system is 79.6 degrees, and the cross-over frequency is
190 krad/sec.
To implement the designed digital controller, (5.98) is rewritten into the difference
equation,
Φ(k) = Φ(k − 1) + 0.01504Ve(k)− 0.01496Ve(k − 1). (5.99)
Where Φ(k) is the phase shift value at the kth sample, and Ve(k) is the voltage error
signal. Next, we can follow the process described in Chapter 4. Both sides of (5.99)






















































Figure 5.10: Bode diagram of the digital compensated system in the step-down mode
operation
following control algorithm with integer coefficients is obtained,
Y = 246Ve(k)− 245Ve(k − 1), (5.100)
Φ(k) = 2−14Y + Φ(k − 1). (5.101)
In (5.100), 246 = 11110110b, and 245 = 11110101b. Hence
246Ve(k) = (2
7 + 26 + 25 + 24 + 22 + 21)Ve(k), (5.102)
245Ve(k − 1) = (27 + 26 + 25 + 24 + 22 + 20)Ve(k − 1). (5.103)
Since Ve is 8-bit, the calculation result is 8 + 8 = 16 bits long. Hence the required
word length of the digital controller (5.98) is 16-bit.
In this digital control design, the main focus is to investigate the controllability of the
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proposed bi-directional converter, hence the word length minimization has not been
carried out.
5.3 Step-up Mode Operation
5.3.1 Principle of Operation
The circuit topology of the back-to-back bi-directional converter operating in the
step-up mode is shown in Fig. 5.11. At this time, the power flows from V2 side to V1













































Figure 5.11: The back-to-back bi-directional converter operating in step-up mode
Stage 1, 0 ≤ t ≤ t1, Fig. 5.13 (1). Q2 is on, Q1 and Q3 are off. At time 0, Q4 is
switched off, the transformer leakage inductor and the parasitic capacitors of
Q3 and Q4 constitute a resonant network. The leakage inductor current will

































































Figure 5.12: Waveforms explaining basic operation of the converter in step-up mode
At time t1, vds3 reaches zero, and Q3 can be switched on at zero voltage.
iLr(t) = iLr(0) cosω
′t, (5.104)
vds3(t) = V2 − iLr(0)Z ′ sinω′t, (5.105)
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Figure 5.13: Equivalent circuits of each stage in step-up mode operation
vds4(t) = iLr(0)Z
′ sinω′t. (5.106)
Stage 2, t1 ≤ t ≤ φT , Fig. 5.13 (2). Q2 and Q3 are on. Q1 and Q4 are off.
The transformer primary side voltage vA = −VC2, and the reflected secondary
side voltage is vB = NVC3. Since the voltage across the leakage inductor Lr is
negative, the current iLr begins to decrease linearly. iC2 = iLr − V1/R2.




vds1 = V1, vds2 = 0, vds3 = 0, vds4 = V2. (5.108)
Stage 3, φT ≤ t ≤ t2, Fig. 5.13 (3). Q3 is on, Q1 and Q4 are off. At time φT , Q2
is switched off, and Lr, Coss1 and Coss2 begin to resonate. vds1 decreases and
vds2 increases. At time t2, vds1 reaches zero, and Q1 can be switched on at zero
voltage.
iLr(t) = iLr(φT ) cosω(t− φT )− V1
Z
sinω(t− φT ), (5.109)
vds1(t) = V1 cosω(t− φT ) + iLr(φT )Z sinω(t− φT ), (5.110)
vds2(t) = V1 − V1 cosω(t− φT )− iLr(φT )Z sinω(t− φT ). (5.111)
Stage 4, t2 ≤ t ≤ 0.5T , Fig. 5.13 (4). Q1 and Q3 are on. Q2 and Q4 are off. The
transformer primary side voltage vA = VC1, and the reflected secondary side





vds1 = 0, vds2 = V1, vds3 = 0, vds4 = V2. (5.113)
Stage 5, 0.5T ≤ t ≤ t3, Fig. 5.13 (5). Q1 is on, Q2 and Q4 are off. At time 0.5T ,
Q3 is switched off. Lr, Coss3 and Coss4 begin to resonate. iLr charges Coss3 and
discharges Coss4. vds3 increases and vds4 decreases. At time t3, vds4 reaches zero,
and Q4 can be switched on at zero voltage.
iLr(t) = iLr(0.5T ) cosω
′(t− 0.5T ), (5.114)
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vds3(t) = −iLr(0.5T )Z ′ sinω′(t− 0.5T ), (5.115)
vds4(t) = V1 + iLr(0.5T )Z
′ sinω′(t− 0.5T ). (5.116)
Stage 6, t3 ≤ t ≤ (φ + 0.5)T , Fig. 5.13 (6). Q1 and Q4 are on. Q2 and Q3 are off.
The transformer primary side voltage vA = VC1, and the reflected secondary
side voltage is vB = −NVC4. Since the voltage across the leakage inductor is





vds1 = 0, vds2 = V1, vds3 = V2, vds4 = 0. (5.118)
Stage 7, (φ + 0.5)T ≤ t ≤ t4, Fig. 5.13 (7). Q4 is on, Q2 and Q3 are off. At time
(φ+0.5)T , Q1 is switched off. Lr, Coss1 and Coss2 begin to resonate. iLr charges
vds1 and discharges vds2. At time t4, vds2 reaches zero, and Q2 can be switched
on at zero voltage.
iLr(t) = iLr((φ+ 0.5)T ) cosω(t− (φ+ 0.5)T ) + V1
Z
sinω(t− (φ+ 0.5)T ),(5.119)
vds2(t) = V1 cosω(t− (φ+ 0.5)T )− iLr((φ+ 0.5)T )Z sinω(t− (φ+ 0.5)T ).(5 120)
Stage 8, t4 ≤ t ≤ T , Fig. 5.13 (8). Q2 and Q4 are on. Q1 and Q3 are off. The
transformer primary side voltage vA = −VC2, and the reflected secondary side
voltage is vB = −NVC4. At time T , Q2 is switched off, and another switching






vds1 = V1, vds2 = 0, vds3 = V2, vds4 = 0. (5.122)
5.3.2 Steady State Analysis
In the steady state analysis, the ZVS transition is neglected because it is very
small compared to the whole switching time period. To simplify the analysis, the
leakage inductance is reflected to the secondary side. The state variable equations of







N ˙iLr = −vC2
N
− vC3, (5.124)
Lm ˙im = −vC2
N
, (5.125)
C1 ˙vC1 = −vC1 + vC2
R2
, (5.126)


















C1 ˙vC1 = −iLr − vC3 + vC4
R2
, (5.131)



















C1 ˙vC1 = −iLr − vC3 + vC4
R2
, (5.136)










N ˙iLr = −vC2
N
+ V2 − vC3, (5.139)
Lm ˙im = −vC2
N
, (5.140)
C1 ˙vC1 = −vC1 + vC2
R2
, (5.141)
C2 ˙vC2 = iLr − vC1 + vC2
R2
. (5.142)












C1 ˙vC1 = −(0.5− φ)〈iLr〉4 − φ〈iLr〉6 − vC1 + vC2
R2
, (5.146)




The overall average value of the leakage inductor current iLr should be zero, such
that the voltage across the capacitor C1, C2, and C3, C4 can be maintained constant,
(neglecting the ripple).
φT 〈iLr〉2 + (0.5− φ)T 〈iLr〉4 + φT 〈iLr〉6 + (0.5− φ)T 〈iLr〉8 = 0. (5.148)
As a result, it can be seen the in the average model (5.143) – (5.147), C1 ˙vC1 = C2 ˙vC2,
and vC1 = vC2. Since the output voltage v1 = vC1 + vC2, (5.146) and (5.147) can be
combined together. It is also found that Lm ˙im = 0, which means the magnetizing
inductor does not influence the system model and it can be neglected. Therefore the






Lr ˙iLr = 0.5NV2 −NvC3, (5.150)
C1v˙1 = −2(0.5− φ)〈iLr〉4 − 2φ〈iLr〉6 − 2v1
R2
. (5.151)
In (5.151), the average value 〈iLr〉i at the stage 4 and 6 can be calculated as
〈iLr〉4 = iLr(φT ) + iLr(0.5T )
2
, (5.152)
〈iLr〉6 = iLr(0.5T ) + iLr((0.5 + φ)T )
2
. (5.153)
The instantaneous value of the leakage current iLr at the four switch transition in-
stants, t = 0, t = φT , t = 0.5T , and t = (0.5 + φ)T , can be calculated from (5.107),
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(5.112), (5.117) and (5.121).
iLr(0) =








(0.25− φ)v1 − 0.25NV2
2Lrfsw
, (5.156)
iLr((0.5 + φ)T ) =
0.25v1 + (2φ− 0.25)NV2 − 2φNvC3
2Lrfsw
. (5.157)
Therefore, (5.151) can be rewritten as
C1v˙1 =













This voltage transfer ratio is plotted in Fig. 5.14. The adjustable range of the
phase shift φ is from 0 to 0.5, and the maximum voltage transfer ratio is obtained at
φ = 0.25. This is similar as the step-down mode operation (Fig. 5.4). The difference
is that the phase position of two half bridges has been reversed.
5.3.3 Input and Output Capacitance Selection
The voltage ripple across the input capacitor can be calculated according to the







Figure 5.14: Voltage transfer ratio of the step-up mode operation





















N [iLr(φT ) + iLr(0.5)T )](0.5− φ)T + 2NLr[iLr(φT )2+iLr(0.5T )2]V1+NV2
2× V2 × 10% . (5.162)








[(iLr(φ+ 0.5T )− Io) + (iLr(T )− Io)](0.5− φ)T + 2Lr[iLr(T )−Io]2V1+NV2
V1 × 10% . (5.164)
From (5.154), (5.155), and the circuit specifications listed in Tab. 5.1, it is found that
in the step-up mode, C3, C4 should be larger than 27.32 µF , and C1, C2 should be
larger than 3.24 µF .
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5.3.4 ZVS Analysis
During the transition from Q1 to Q2 at stage 7, when vds2 decreases to zero,
V1 cosω(t− (φ+ 0.5)T ) = iLr((φ+ 0.5)T )Z sinω(t− (φ+ 0.5)T )), (5.165)
ω(t− (φ+ 0.5)T ) = tan−1( V1
iLr((φ+ 0.5)T )Z
) = 18.0o, (5.166)
iLr(t) = iLr((φ+ 0.5)T ) cosω(t− (φ+ 0.5)T ) +
V1
Z
sinω(t− (φ+ 0.5)T ) = 5.56 A. (5.167)
During the resonance, iLr increases only 0.27 A, (5%). This amount of changing is
not significant. Same as the discussion done in the step-down mode, we can simplify
the resonance process to be linear.
During the transition from Q4 to Q3 at stage 1, when vds3 decreases to zero,
V2 = iLr(0)Z sinω
′t, (5.168)




= 5.26 A. (5.169)
When vds3 reaches zero, iLr decreases only 0.03 A. This 0.57% changing amount is
very small, hence this transition can also be simplified to be linear.
This simplification can also be extended to the transition from Q2 to Q1, and from
Q3 to Q4.
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5.3.5 Bounds Calculation for the Transformer Leakage In-
ductance









According to the circuit specifications listed in Tab. 5.1,
Lr ≤ 2.88 µH.
During the resonance process, the transformer leakage inductor should store enough





















2 ≥ CossV 22 . (5.174)




2 ≥ CossV 21 . (5.175)
When Q3 transits to Q4,
1
2
LriLr((0.5 + φ)T )
2 ≥ CossV 21 . (5.176)
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(0.25− φ)NV2 − 0.25V1
2Lrfsw







− 0.25)2 ≥ 8LrCossf 2sw. (5.179)














− 0.25)2 − 8LrCossf 2sw. (5.181)
Since the amount of power which is transfer in both operation modes are same, (5.180)
and (5.82) are actually same. This means that the requirements for the leakage
inductance in both step-down and step-up mode operation are same. Therefore, only
one calculation in either mode for the value of Lr is enough.
Same as the step-down mode operation, the ZVS range is designed from half load (50
W) to full load (100 W), the leakage inductance Lr is required to be larger than 0.27
µH.
175
5.3.6 Possible ZVS Range
Same as the calculation in the step-down mode operation, the possible ZVS range
is from full load (100 W, 2.38 A) down to 21% (0.5 A).
5.3.7 Bounds Calculation for the Interlock Delay Time









tid1 ≥ ∆t = 2CossV2
NiLr(0)
. (5.183)
The interlock delay time tid2 between Vgs3 and Vgs4 should be calculated as:
tid2 ≥ 2CossV2−NiLr(0.5T ) . (5.184)
The calculation results show that:
tid1, tid2 ≥ 0.74 ns. (5.185)
The interlock delay time tid3 between Vgs2 and Vgs1 is:
tid3 ≥ 2CossV1−iLr(φT ) . (5.186)
The interlock delay time tid4 between Vgs1 and Vgs2 is:
tid4 ≥ 2CossV1
iLr((0.5 + φ)T )
. (5.187)
After calculation, it is found that:
tid3, tid4 ≥ 6.7 ns. (5.188)
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5.3.8 Large Signal Average Model and Small Signal Model
Derivation
The large signal average model of the bi-directional converter operating in the





Lr ˙iLr = 0.5NV2 −NvC3, (5.190)
C1v˙1 =





Similar as the step-down mode operation, the results of two simulations: Pspice actual
circuit simulation and Matlab average model simulation, are compared and shown in
Fig. 5.15. The circuit specifications used in both simulations are same as those in the
step-down mode simulation. Fig. 5.15 shows the start-up simulation of the converter.
From the two comparison of two simulations, it can be seen that the derived average
model tallies with the practical circuit quite well. Two simulations take the same
time to reach their steady state, 0.15 ms. There is a small difference during the
rising period and steady state. For example, when t=0.05 ms, the voltage value in
the Pspice simulation is 34 V. The voltage value in the Matlab simulation is 32 V.
This 2 V difference corresponds to 4.8% of the nominal output 42 V. At steady state,
the voltage difference between two simulations is 0.2 V, which is only 0.48% of the
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Figure 5.15: Start-up period during the step-up mode operation: (a) Pspice circuit
simulation; (b) Matlab average model simulation
be neglected and does not influence the control design significantly. The dynamic
behavior of the average model and its response has been verified in the simulation.










As have been discussed in Chapter 2, the bi-directional converters presented in [1],
[2], [3], and [4] have a RHP zero in their system transfer function when operating
in the step-up mode. However, for the new proposed bi-directional converter, in the
analysis, it is found that there is no RHP zero in the step-up mode system model.
This reduces the difficulty of designing the control loop.
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5.3.9 Digital Controller Design
Based on the small signal model derived in (5.192), with the circuit parameters





With the sampling frequency being 195.3 kHz, the transfer function of the equivalent
digital system is shown in (5.194),
G(z) =
72.70
z − 0.8674 . (5.194)
The open loop bode plots of the analog system and its digital equivalent are shown
in Fig. 5.16.
With the same digital PI controller (5.98) designed in the step-down mode operation,
the bode diagram of the compensated system in the step-up mode operation is shown
in Fig. 5.17. The phase margin of the compensated system is 57 degrees, and the
cross-over frequency is 259 krad/sec.
The implementation process of the digital controller is same as that in the step-down
mode operation (section 5.2.9), hence it is not repeated here. The required word
length of the digital controller is also same to be 16-bit.
5.4 Digital Controller Implementation
The digital control block diagram of the close loop system is shown in Fig. 5.18.




















































Figure 5.16: Bode diagram of the open loop system in step-up mode
compared with the voltage reference DVref , which is a digital reference value set inside
the digital controller. The calculated voltage error Ve is sent to the digital controller
which produces the required phase shift value. This phase shift value is then input
to the digital pulse width modulator (DPWM) to generate the switching gate signals
for the four switches in the converter.
A Xilinx Spartan-3 XC3S200 FPGA is selected as the hardware platform of the digital
controller. The Analog-to-Digital converter (ADC) utilized is an 8-bit ADC08L060
produced by the National Semiconductor.
The average value of the output voltage is obtained by using the over-sampling tech-














































































Figure 5.18: Block diagram of the digital controlled system
frequency is designed to be fADC = 50/16 = 3.125 MHz using frequency division
structure within the FPGA. Since the sampling frequency of the digital controller
is 195.3 kHz, the over-sampling technique would give us 16 samples of the output
voltage in one controller sampling period. These output voltage samples are then
used to calculate the average value of the output voltage.
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Figure 5.19: Controller filter structure
The digital pulse width modulator (DPWM) is also implemented by the FPGA. It re-
ceives the calculated phase shift value, and then generates the gate signals for the four
switches. According to the FPGA clock frequency being 50 MHz, an 8-bit DPWM is
designed based on the fast-clocked counter-comparator scheme. The corresponding
switching frequency is 50 MHz/28 = 195.3 kHz.
After the FPGA is synthesized, it is found that the used logic cell number is 808, and
the equivalent gate number is 7,569. 13 I/O pins are utilized: 8 pins for the voltage
input sensed by the ADC, 4 pins for the output of the switching gate signals, and 1
pin for the ADC clock signal output.
The back-to-back bi-directional converter needs four switching gate signals for the
dual half bridges which have a phase shift between each other. The required phase
shift and four switching gate signals can be generated by the FPGA easily based on
the fast-clocked counter-comparator scheme. For comparison, if the same switching
scheme is realized by the analog IC chips, we will need a phase shift PWM control
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chip, such as the UCC2895. The two PWM signals with phase shift are then fed
through four CD4093BC Quad Schmitt Trigger devices to produce the complemen-
tary signals and the required interlock delay time between the complementary signals
for each half bridge [64], similar as the structure shown in Fig. 3.8. The UCC2895
has a power dissipation of 1 W (PDIP package). The CD4093BC consumes 700 mW
during its operation. Therefore, the analog implementation of the switching scheme
requires a power consumption of 1 + 4 ∗ 0.7 = 3.8 W. However, the power consump-
tion of the synthesized FPGA which includes the digital controller and the DPWM
is measured to be only 290 mW.
5.5 Experimental Results
The prototype converter built in the experiment is shown in Appendix B, Fig.
B.6.
Fig. 5.20 shows the ZVS transition between the four switches at half load (50 W) in
the step-down mode operation.
Fig. 5.21 shows the ZVS transition between the four switches at half load in the
step-up mode operation.
Fig. 5.22 shows the voltage across the transformer primary side Vp and secondary
side Vs, and the leakage inductor current ILr.
During the step-down mode operation, when the load changes from half load (50 W)






















































Figure 5.20: ZVS transition between four switches during the step-down mode oper-
ation: (a) Q1 is turned on and Q2 is turned off; (a) Q1 is turned off and Q2 is turned
on; (c) Q3 is turned on and Q4 is turned off; (d) Q3 is turned off and Q4 is turned on.
5.23 (a). The recovery time is 20 µs. In the voltage waveform, the steady state error
is about 0.366 V (2.6%), which is inside the ±5% range, and is acceptable. When
the load changes from full load to half load, Fig. 5.23 (b), the recovery time is 20 µs.
The steady state error is about 0.366 V (2.6%). When the load current increases, the
current flowing through the output capacitors C3 and C4 also increases, which makes






















































Figure 5.21: ZVS transition between four switches during the step-up mode operation:
(a) Q1 is turned on and Q2 is turned off; (a) Q1 is turned off and Q2 is turned on; (c)
Q3 is turned on and Q4 is turned off; (d) Q3 is turned off and Q4 is turned on.
Fig. 5.24 shows the changing process of the phase shift between Vgs2 and Vgs4 when
the load changes. When the load changes from half load to full load, Fig. 5.24 (a), the
phase shift value increases. When the load changes from full load to half load, Fig.
5.24 (b), the phase shift value decreases. This adjustment is in correspondence with
the voltage transfer ratio derived in (5.58). When the load resistance value decreases,






























Figure 5.22: The voltage across the transformer primary side Vp and secondary side























Voltage rise: 0.366V (2.6%)  
Figure 5.23: Dynamic response of the close loop system in step-down mode operation:
(a) load changes from half load (50 W) to full load (100 W), (b) load changes from
full load to half load
larly, when the load resistance value increases, the phase shift value must be reduced
to maintain the same output voltage.














Figure 5.24: The adjustment in the phase shift between Vgs2 and Vgs4 when load
changes in step-down mode operation: (a) load changes from half load to full load,
(b) load changes from full load to half load
load, the dynamic response of the close loop system is shown in Fig. 5.25 (a). The
recovery time is 20 µs. The undershoot in the voltage is about 0.5 V (1.2%). When
the load changes from full load to half load, Fig. 5.25 (b), the recovery time is 20 µs.
The voltage overshoot is about 0.6 V (1.4%). In both cases, the steady state error is
less than 0.2 V (0.48%).
The efficiency of the bi-directional converter is measured and shown in Fig. 5.26.
The maximum efficiency when operating in the step-down mode is 91.8%, and 92.3%
when operating in the step-up mode. This efficiency measurement does not include
the gate loss when driving the MOSFETs on and off. The gate driver circuit of
four switches is powered by a separated power supply, and its power consumption is




















Undershoot 0.5 V (1.2%) Overshoot 0.6 V (1.4%)
Figure 5.25: Dynamic response of the close loop system in step-up mode operation:
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Figure 5.26: Efficiency of the back-to-back bi-directional converter
5.6 Power Loss Analysis
The following power loss analysis is carried out for the full load (100 W) applica-
tion. As to the low load condition (e.g., 10 W), the analysis is presented in the later
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subsection 5.6.2.
To simplify the analysis, the interlock delay time between the switching gate signals,
and the conduction time of the body-diode of the switches are neglected.
In this topology, the power loss is mainly from three parts: the switching loss during
the turn-on/off of four MOSFETs, the conduction loss of the MOSFETs, and the
transformer loss. As we have analyzed, the soft switching operation is realized for all
four switches in the circuit. When the switch is turned on and off, the voltage across
the switch is zero. Therefore, the switching loss is quite small and can be neglected
in the analysis. In following paragraphs, we calculate the conduction loss among four
switches.
During the step-down mode operation, At the transformer primary side, Q1 and Q2
conduct the primary side current iLr one after another. At the secondary side, Q3
and Q4 conduct the secondary side current NiLr complementarily. The conduction






































In above equations, iLr,i,rms means the rms value of the leakage inductor current at
the stage i.
∆t2 = ∆t6 = φT, (5.199)








t+ iLr(φT ), (5.202)
iLr,6(t) = −V1 +NV2
2Lr
t+ iLr(0.5T ), (5.203)
iLr,8(t) = −V1 −NV2
2Lr
t+ iLr((0.5 + φ)T ). (5.204)
According to (5.53) and (5.54),







iLr,4,rms = iLr,8,rms =√√√√(V1 −NV2)2(0.5− φ)2
12(Lrfsw)2
+




PQ1 = PQ2 = 0.3 W, (5.207)
PQ3 = PQ4 = 2.7 W. (5.208)
The total conduction loss of four switches is 6 W. This amount constitutes 57.2%
of the total power loss. According to this value, if we exclude the power loss of the
transformer, the theoretical efficiency of the converter can be up to 94.3% under the
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full load condition. In the experiment, with the transformer power loss, the practical
efficiency is measured to be 90.5%.






































PQ1 = PQ2 = 0.3 W,
PQ3 = PQ4 = 2.7 W.
The total conduction loss of four switches is 6 W, which is same as that in the step-
down mode operation.
5.6.1 Gate Loss
For the gate loss, as it is not included in the efficiency measurement, we calculate
it in following paragraphs.
The gate loss is actually the energy loss induced when charging and discharging the
input capacitor (Cgs and Cgd) of four MOSFETs. It is a constant value regardless of
the load change. From (3.56), the gate loss when switch on & off Q1 and Q2 can be
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calculated by using (3.56):
PG,Pri = 2fsw × {CgsV 2g + Cgd[V 21 − (V1 − Vg)2]} = 0.093 W.
Vg is the ON gate voltage, 10 V.
Similarly, we can also calculate the gate loss when switching on & off Q3 and Q4.
PG,Sec = 2fsw × {CgsV 2g + Cgd[V 22 − (V2 − Vg)2]} = 0.058 W.
The total gate loss is
PG = PG,Pri + PG,Sec = 0.151 W.
5.6.2 Power Loss Analysis for Low Load Condition
In Fig. 5.26, it can be seen that, in step up mode operation, at a low load
condition (10 W), the efficiency is 85%. It increases fast to 90% at around 20 W load,
and maintains higher than 90% when the load increases further. In the following
paragraphs, we analyze the power loss for the 10 W load condition.
In the previous subsection 5.3.6, we have calculated that the minimum load to achieve
the ZVS transition is 21 W. Therefore, when the load is 10 W, the ZVS is not available.
Under this condition, the switching loss during the transition has to be considered
into the total power loss (1.77 W).
First, the conduction loss of four switches can be calculated by following (5.209) -
(5.212).
PQ1COND = PQ2COND = 2.12 mW,
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PQ3COND = PQ4COND = 19.08 mW.
The total conduction loss of four switches is
PCOND = PQ1COND + PQ2COND + PQ3COND + PQ4COND = 42.4 mW,
which accounts for 2.4% of the total power loss.





























ton and toff have been defined in Fig. 2.12. From the experimental waveforms, ton and
toff are observed to be around 80 ns. iLr(0), iLr(φT ), iLr(0.5T ), and iLr((0.5 + φ)T )
can be calculated from (5.154) - (5.157).
After calculation,
PQ1SW = PQ2SW = PQ3SW = PQ4SW = 0.294 W.
The total switching loss of four switches is
Psw = PQ1SW + PQ2SW + PQ3SW + PQ4SW = 1.176 W.
The switching loss accounts for 66.4% of the total power loss. This shows that at the
low load condition, the main part of the total power loss is from the switching loss.
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The remaining part is from the conduction loss and the transformer loss. After above
calculation, it can be seen that, if we exclude the power loss from the transformer,
the theoretical efficiency under this low load condition can be up to 89.6%. In the
experiment, with the transformer power loss, the practical efficiency is measured to
be 85%.
When the load is higher than 21 W, the ZVS transition has been achieved, and the
switching loss is avoided. Therefore, a high efficiency (larger than 90%) is obtained.
Table 5.1: Converter specifications
High Side Voltage 42 V
Low Side Voltage 14 V
Full Load Power 100 W
Duty ratio DQ1 = DQ2 = DQ3 = DQ4 = 0.5
Nominal Phase Shift 350 ns (φ = 0.07)
Switch Frequency 195.3 kHz
C1, C2 12× 0.33 µF Polyester
C3, C4 45× 0.33 µF Polyester
Switches IRFZ44E
RDS(ON) = 23 mΩ
Ciss = 1360 pF
Coss = 420 pF
Crss = 160 pF
Transformer Core: Ferroxcube 3F3, ETD39
N = Np/Ns = 3
Lm = 110.8 µH
Lr = 1.2 µH
Interlock Delay Time tid1 = tid2 = tid3 = tid4 = 20 ns
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5.7 Summary
In this chapter, a soft switching back-to-back bi-directional converter has been
analyzed. The converter is designed to transfer power in both directions between the
42 V system and the 14 V system. With the analysis, the voltage transfer ratio in
both step-down and step-up mode operations has been derived. The zero voltage
transition between the two switches in each half bridge can reduce the switching
power loss during the operation of the converter. The realization process of the ZVS
transition is clearly explained. The bounds of two important circuit parameters which
are responsible for the ZVS transition: the transformer leakage inductance and the
interlock delay time between switching gate signals, are calculated. The possible ZVS
range for the load variation is also calculated. The converter is operated with fixed
duty ratio and phase shift control. The large signal average model and the small
signal model of the converter in two operation modes are derived and verified by the
simulation results. It is found that the converter is a simple first-order system. Based
on the system model, a digital PI controller is designed and implemented with the
FPGA. The designed digital chip achieves a much lower power consumption than its
analog equivalent, only 290 mW. With the designed controller, the close loop system
achieves good dynamic performance in both step-down and step-up mode operations.
A 100 W prototype converter was built and a maximum efficiency of 92.3% was
measured in the experiment.
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Chapter 6
Conclusions And Future Work
In this thesis, a soft switching back-to-back bi-directional DC-DC converter is
proposed, and its control design is investigated. This bi-directional converter is de-
veloped based on a soft switching asymmetrical PWM half-bridge (APHB) DC-DC
converter.
As the foundation of the bi-directional converter, the APHB converter realizes the
ZVS transition between two switches, and thus reduces the switching loss at high
switching frequency. Moreover, it has the advantages like low voltage/current stress
level, low conduction loss, and constant frequency PWM control. The simple circuit
structure and effective usage of the circuit parasitics make the converter economical
and attractive.
The circuit topology of the APHB converter has been analyzed in this thesis. The
ZVS transition between two switches is investigated in detail. The bounds of two
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circuit parameters which are very important to the successful ZVS transition: the
transformer leakage inductance and the interlock delay time between the gate sig-
nals, are calculated. As a result, the leakage inductor can store enough energy to
discharge the parasitic capacitor of two switches totally. When the switch is turned
on, it can be ensured that the voltage across the switch has been reduced to zero.
The ZVS range for a given load variation is also calculated in the thesis.
The APHB converter is a complicated control structure due to the double pole and
double zero in the system transfer function. A notch is produced in the phase dia-
gram, which causes trouble to the control design. During the system model analysis,
it is found that a small input capacitance value can solve the notch problem and
facilitate the control design.
Based on the system model derived, a digital controller is designed for the APHB
converter. In order to reduce the word length for implementing the digital controller,
the controller resolution and the filter structure are properly designed in this thesis.
The dynamic range of the voltage error is restricted inside a small range. This method
reduces the word length of the voltage error, and hence the word length of the overall
digital controller. As a result, the requirement on the hardware resource and the
power consumption of the digital controller can be maintained low. In this thesis, a
12-bit word length is achieved for the designed controller. The power consumption of
the synthesized FPGA is measured to be only 210 mW.
The soft switching back-to-back bi-directional converter utilizes the available half
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bridge topology in the APHB converter. It inherits the ZVS transition between
switches, and is also a good topology from the control point of view. It avoids the
input inductor which exists in the bi-directional topologies presented in the past re-
search. The converter is always a minimum phase system during the operation, either
in step-down or step-up mode. There is no RHP zero in the system model. In the
analysis, it is found that the proposed bi-directional converter is a simple first-order
system, which makes the close loop control design easy. A digital PI controller is
designed and implemented with the FPGA. With the designed controller, the close
loop system achieves satisfactory dynamic performance in both step-down and step-
up mode operations. The small component count and the ZVS realization introduces
low cost and high efficiency to the bi-directional converter. The maximum efficiency
of the experimental prototype is measured to be 92.3%. The FPGA based digital
controller and DPWM has a small power consumption, only 290 mW in the measure-
ment. While in the equivalent analog implementation, the power consumption can
be up to 3.8 W.
6.1 Scope of Future Research
In the practical fuel cell based energy storage system or the energy linkage system
in the automotive industry, the power flow between the two systems can change its
direction at anytime. The bi-directional converter has the capability of switching
between the step-down mode and step-up mode as per required every now and then.
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This transition must be continuous. Otherwise it will interrupt the power flow be-
tween the two energy systems.
For the 42 V ↔ 14 V energy linkage system which has been discussed in Chapter 5,
the bi-directional converter operates in the step-down mode during the normal oper-
ation. It transfers power from the 42 V DC source to the 14 V system. The control
system monitors the DC source status and measures the battery voltage in both sys-
tems. If the DC source fails, when both batteries are healthy and their voltages are
higher than the cut-off voltage, they supply power to their own load respectively. The
bi-directional converter needs not to work. Its operation mode changes from step-
down to standby, where all four switches in the bi-directional converter are turned
off. There is no power transfer between two systems.
If the 14 V side battery is exhausted, then the step-down control loop is activated.
The bi-directional converter resumes to step-down mode. The 14 V system absorbs
power from the 42 V side battery. On the other hand, if the 42 V side battery cannot
sustain the load, the step-up control loop will be activated. The bi-directional con-
verter changes to the step-up mode, and the power of the 42 V system will come from
the 14 V side battery. To fulfil above functions, an integrated controller is required. It
monitors the AC/DC source condition, as well as the battery voltage in both systems,
and then decides the mode of operation of the bi-directional converter. The design
and implementation of the integrated controller will be a part of the future work.
In the automotive industry, the power flow between the 42 V and 14 V system is
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required at kW level [5], while the bi-directional converter designed in this research
transfers only 100 W power. In order to fulfil the high requirement on the power
rating, the Universal Power Electronic Cell concept in [65] can be utilized. The low-
power bi-directional converter designed in this thesis can work as a basic building
block for building a large power converter system. By connecting multiple low-power
bi-directional converters in parallel and applying load sharing technique, we can ex-
tend the output power of the whole system to the kW level. The investigation of this
part will be included in the future work.
The large signal and small signal models of the APHB converter in Chapter 4 are
derived for the CCM operation. If the APHB converter operates in the DCM oper-
ation, there is one more circuit stage: the output inductor current being zero. As
a result, the system model will be different from the one derived in Chapter 4. In
the future work, the DCM model of the APHB converter can be derived, which helps
to build the control loop if the converter is required to operate in the DCM operation.
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Figure B.1: 3.3 V APHB Converter
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Figure B.2: 14 V APHB Converter
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Figure B.3: Analog control board
216
 
Figure B.4: Xilinx Spartan-3 FPGA
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Figure B.5: ADC board
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Figure B.6: Back-to-back bi-directional DC-DC Converter
